URL
https://opencores.org/ocsvn/yac/yac/trunk
[/] [yac/] [trunk/] [rtl/] [vhdl/] [cordic_iterative_pkg.vhd] - Diff between revs 4 and 13
Show entire file |
Details |
Blame |
View Log
Rev 4 |
Rev 13 |
Line 59... |
Line 59... |
|
|
package cordic_pkg is
|
package cordic_pkg is
|
|
|
|
|
|
|
<<<<<<< HEAD
|
|
<<<<<<< HEAD
|
|
constant I_FLAG_VEC_ROT : natural := 3; -- bit index
|
constant I_FLAG_VEC_ROT : natural := 3; -- bit index
|
constant I_FLAG_ATAN_3 : natural := 2; -- bit index (for future usage)
|
constant I_FLAG_ATAN_3 : natural := 2; -- bit index (for future usage)
|
=======
|
|
constant FLAG_VEC_ROT : natural := 3; -- bit index
|
|
constant FLAG_ATAN_3 : natural := 2; -- bit index
|
|
>>>>>>> initial commit
|
|
=======
|
|
constant I_FLAG_VEC_ROT : natural := 3; -- bit index
|
|
constant I_FLAG_ATAN_3 : natural := 2; -- bit index (for future usage)
|
|
>>>>>>> Updated C and RTL model as well as the documentation
|
|
constant VAL_MODE_CIR : std_logic_vector( 1 downto 0 ) := "00"; -- value
|
constant VAL_MODE_CIR : std_logic_vector( 1 downto 0 ) := "00"; -- value
|
constant VAL_MODE_LIN : std_logic_vector( 1 downto 0 ) := "01"; -- value
|
constant VAL_MODE_LIN : std_logic_vector( 1 downto 0 ) := "01"; -- value
|
constant VAL_MODE_HYP : std_logic_vector( 1 downto 0 ) := "10"; -- value
|
constant VAL_MODE_HYP : std_logic_vector( 1 downto 0 ) := "10"; -- value
|
|
|
procedure mult_0_61( signal a : in signed;
|
procedure mult_0_61( signal a : in signed;
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.