OpenCores
URL https://opencores.org/ocsvn/yifive/yifive/trunk

Subversion Repositories yifive

[/] [yifive/] [trunk/] [caravel_yifive/] [verilog/] [rtl/] [syntacore/] [scr1/] [src/] [includes/] [scr1_scu.svh] - Diff between revs 11 and 21

Show entire file | Details | Blame | View Log

Rev 11 Rev 21
Line 14... Line 14... 
// Parameters
 
// Parameters
 
//==============================================================================
 
//==============================================================================
 
localparam int unsigned         SCR1_SCU_DR_SYSCTRL_OP_WIDTH        = 2;
 
localparam int unsigned         SCR1_SCU_DR_SYSCTRL_OP_WIDTH        = 2;
 
localparam int unsigned         SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH      = 2;
 
localparam int unsigned         SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH      = 2;
 
localparam int unsigned         SCR1_SCU_DR_SYSCTRL_DATA_WIDTH      = 4;
 
localparam int unsigned         SCR1_SCU_DR_SYSCTRL_DATA_WIDTH      = 4;
 
 
 
localparam int unsigned         SCR1_SCU_DR_SYSCTRL_WIDTH      = SCR1_SCU_DR_SYSCTRL_OP_WIDTH+SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH+SCR1_SCU_DR_SYSCTRL_DATA_WIDTH; // cp.3
 
 
 
 
 
//==============================================================================
 
//==============================================================================
 
// Types
 
// Types
 
//==============================================================================
 
//==============================================================================
 
typedef enum logic [SCR1_SCU_DR_SYSCTRL_OP_WIDTH-1:0] {
 
typedef enum logic [SCR1_SCU_DR_SYSCTRL_OP_WIDTH-1:0] {
Line 71... Line 72... 
    logic [1:0]                                     rsrv;
 
    logic [1:0]                                     rsrv;
 
    logic                                           hdu_rst_bhv;
 
    logic                                           hdu_rst_bhv;
 
    logic                                           dm_rst_bhv;
 
    logic                                           dm_rst_bhv;
 
} type_scr1_scu_sysctrl_mode_reg_s;
 
} type_scr1_scu_sysctrl_mode_reg_s;
 
 
 
 
 
 
 
localparam bit [31:0]    SCR1_SCU_SYSCTRL_STATUS_REG_WIDTH        = 4; // cp.3
 
typedef struct packed {
 
typedef struct packed {
 
    logic                                           hdu_reset;
 
    logic                                           hdu_reset;
 
    logic                                           dm_reset;
 
    logic                                           dm_reset;
 
    logic                                           core_reset;
 
    logic                                           core_reset;
 
    logic                                           sys_reset;
 
    logic                                           sys_reset;

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.