URL
https://opencores.org/ocsvn/zap/zap/trunk
[/] [zap/] [trunk/] [README.md] - Diff between revs 44 and 45
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 44 |
Rev 45 |
Line 1... |
Line 1... |
## The ZAP Soft Processor (ARMv5T Compatible)
|
## The ZAP ARM Processor (ARMv5T Compatible, FPGA Synthesizable Soft Processor)
|
|
|
#### Author : Revanth Kamaraj (revanth91kamaraj@gmail.com)
|
#### Author : Revanth Kamaraj (revanth91kamaraj@gmail.com)
|
|
|
### Introduction
|
### Introduction
|
|
|
The ZAP processor is a 10 stage pipelined processor for FPGA with support for cache and MMU (ARMv5T compliant).
|
The ZAP processor is a 10 stage pipelined processor for FPGA with support for cache and MMU (ARMv5T compliant).
|
|
|
|
![Wishbone logo](https://wishbone-interconnect.readthedocs.io/en/latest/_images/wishbone_stamp.svg)
|
|
|
#### Features
|
#### Features
|
|
|
##### ZAP Processor (zap_top.v)
|
##### ZAP Processor (zap_top.v)
|
|
|
The ZAP core is a pipelined ATMv5T processor for FPGA.
|
The ZAP core is a pipelined ATMv5T processor for FPGA.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.