OpenCores
URL https://opencores.org/ocsvn/zet86/zet86/trunk

Subversion Repositories zet86

[/] [zet86/] [trunk/] [sim/] [memory.v] - Diff between revs 2 and 14

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 14
Line 19... Line 19...
                  : {ram[addr1], ram[addr]};
                  : {ram[addr1], ram[addr]};
  assign addr1   = addr + 20'd1;
  assign addr1   = addr + 20'd1;
 
 
  // Behaviour
  // Behaviour
  always @(posedge clk)
  always @(posedge clk)
    if (~we) if (byte_m) ram[addr] <= wr_data[7:0];
    if (we) if (byte_m) ram[addr] <= wr_data[7:0];
             else { ram[addr1], ram[addr] } <= wr_data;
             else { ram[addr1], ram[addr] } <= wr_data;
 
 
  initial $readmemh("/home/zeus/zet/sim/09_vdu.rtlrom", ram, 20'hf0000);
  initial $readmemh("/home/zeus/zet/sim/01_jmpmov.rtlrom", ram, 20'hf0000);
endmodule
endmodule
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.