URL
https://opencores.org/ocsvn/zipcpu/zipcpu/trunk
[/] [zipcpu/] [trunk/] [bench/] [cpp/] [zippy_tb.cpp] - Diff between revs 134 and 140
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 134 |
Rev 140 |
| Line 606... |
Line 606... |
(m_core->v__DOT__thecpu__DOT__master_ce),
|
(m_core->v__DOT__thecpu__DOT__master_ce),
|
(mem_pipe_stalled()),
|
(mem_pipe_stalled()),
|
(!m_core->v__DOT__thecpu__DOT__r_op_pipe),
|
(!m_core->v__DOT__thecpu__DOT__r_op_pipe),
|
(m_core->v__DOT__thecpu__DOT__domem__DOT__cyc)
|
(m_core->v__DOT__thecpu__DOT__domem__DOT__cyc)
|
);
|
);
|
printw(" op_pipe = %d", m_core->v__DOT__thecpu__DOT__dcd_pipe);
|
printw(" op_pipe = %d", m_core->v__DOT__thecpu__DOT__instruction_decoder__DOT__r_pipe);
|
// mvprintw(4,4,"r_dcdI = 0x%06x",
|
// mvprintw(4,4,"r_dcdI = 0x%06x",
|
// (m_core->v__DOT__thecpu__DOT__dcdI)&0x0ffffff);
|
// (m_core->v__DOT__thecpu__DOT__dcdI)&0x0ffffff);
|
#endif
|
#endif
|
mvprintw(4,42,"0x%08x", m_core->v__DOT__thecpu__DOT__instruction);
|
mvprintw(4,42,"0x%08x", m_core->v__DOT__thecpu__DOT__instruction);
|
#ifdef OPT_SINGLE_CYCLE
|
#ifdef OPT_SINGLE_CYCLE
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.