URL
https://opencores.org/ocsvn/zipcpu/zipcpu/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 56 |
Rev 69 |
Line 39... |
Line 39... |
// connecting the interrupt line to the reset line of the CPU.
|
// connecting the interrupt line to the reset line of the CPU.
|
// When the timer then expires, it will trigger a CPU reset.
|
// When the timer then expires, it will trigger a CPU reset.
|
//
|
//
|
//
|
//
|
// Creator: Dan Gisselquist, Ph.D.
|
// Creator: Dan Gisselquist, Ph.D.
|
// Gisselquist Tecnology, LLC
|
// Gisselquist Technology, LLC
|
//
|
//
|
///////////////////////////////////////////////////////////////////////////
|
///////////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Copyright (C) 2015, Gisselquist Technology, LLC
|
// Copyright (C) 2015, Gisselquist Technology, LLC
|
//
|
//
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.