OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] [zipsystem.v] - Diff between revs 160 and 183

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 160 Rev 183
Line 306... Line 306...
        //
        //
        initial cmd_reset = 1'b1;
        initial cmd_reset = 1'b1;
        always @(posedge i_clk)
        always @(posedge i_clk)
                cmd_reset <= ((dbg_cmd_write)&&(dbg_idata[6]));
                cmd_reset <= ((dbg_cmd_write)&&(dbg_idata[6]));
        //
        //
        initial cmd_halt  = 1'b1;
        initial cmd_halt  = START_HALTED;
        always @(posedge i_clk)
        always @(posedge i_clk)
                if (i_rst)
                if (i_rst)
                        cmd_halt <= (START_HALTED == 1)? 1'b1 : 1'b0;
                        cmd_halt <= (START_HALTED == 1)? 1'b1 : 1'b0;
                else if (dbg_cmd_write)
                else if (dbg_cmd_write)
                        cmd_halt <= ((dbg_idata[10])||(dbg_idata[8]));
                        cmd_halt <= ((dbg_idata[10])||(dbg_idata[8]));
                else if ((cmd_step)||(cpu_break))
                else if ((cmd_step)||(cpu_break))
                        cmd_halt  <= 1'b1;
                        cmd_halt  <= 1'b1;
 
 
 
        initial cmd_clear_pf_cache = 1'b1;
        always @(posedge i_clk)
        always @(posedge i_clk)
                cmd_clear_pf_cache = (~i_rst)&&(dbg_cmd_write)
                cmd_clear_pf_cache = (~i_rst)&&(dbg_cmd_write)
                                        &&((dbg_idata[11])||(dbg_idata[6]));
                                        &&((dbg_idata[11])||(dbg_idata[6]));
        //
        //
        initial cmd_step  = 1'b0;
        initial cmd_step  = 1'b0;
Line 554... Line 555...
`endif
`endif
 
 
        wire            ctri_sel, ctri_stall;
        wire            ctri_sel, ctri_stall;
        reg             ctri_ack;
        reg             ctri_ack;
        wire    [31:0]   ctri_data;
        wire    [31:0]   ctri_data;
        assign  ctri_sel = (sys_cyc)&&(sys_stb)&&(sys_addr == `CTRINT);
        assign  ctri_sel = (sys_stb)&&(sys_addr == `CTRINT);
        always @(posedge i_clk)
        always @(posedge i_clk)
                ctri_ack <= ctri_sel;
                ctri_ack <= ctri_sel;
        assign  ctri_stall = 1'b0;
        assign  ctri_stall = 1'b0;
`ifdef  INCLUDE_ACCOUNTING_COUNTERS
`ifdef  INCLUDE_ACCOUNTING_COUNTERS
        //
        //
Line 658... Line 659...
 
 
        wire    pic_stall;
        wire    pic_stall;
        assign  pic_stall = 1'b0;
        assign  pic_stall = 1'b0;
        reg     pic_ack;
        reg     pic_ack;
        always @(posedge i_clk)
        always @(posedge i_clk)
                pic_ack <= (sys_cyc)&&(sys_stb)&&(sys_addr == `INTCTRL);
                pic_ack <= (sys_stb)&&(sys_addr == `INTCTRL);
 
 
        //
        //
        // The CPU itself
        // The CPU itself
        //
        //
        wire            cpu_gbl_stb, cpu_lcl_cyc, cpu_lcl_stb,
        wire            cpu_gbl_stb, cpu_lcl_cyc, cpu_lcl_stb,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.