URL
https://opencores.org/ocsvn/zipcpu/zipcpu/trunk
[/] [zipcpu/] [trunk/] [sw/] [zasm/] [sys.i] - Diff between revs 34 and 36
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 34 |
Rev 36 |
| Line 42... |
Line 42... |
sys.sleep equ 0x010
|
sys.sleep equ 0x010
|
sys.ccv equ 0x008
|
sys.ccv equ 0x008
|
sys.ccn equ 0x004
|
sys.ccn equ 0x004
|
sys.ccc equ 0x002
|
sys.ccc equ 0x002
|
sys.ccz equ 0x001
|
sys.ccz equ 0x001
|
sys.bu.pic equ 0x000
|
sys.bus.pic equ 0x000
|
sys.bus.wdt equ 0x001
|
sys.bus.wdt equ 0x001
|
sys.bus.cache equ 0x002
|
sys.bus.cache equ 0x002
|
sys.bus.ctrpic equ 0x003
|
sys.bus.ctrpic equ 0x003
|
sys.bus.tma equ 0x004
|
sys.bus.tma equ 0x004
|
|
|
| Line 118... |
Line 118... |
STO RG,1(SP) \
|
STO RG,1(SP) \
|
JMP LBL \
|
JMP LBL \
|
ADD 1,SP
|
ADD 1,SP
|
#define RET LOD 1(SP),PC
|
#define RET LOD 1(SP),PC
|
#define SAVE_USER_CONTEXT(DR,AR) \
|
#define SAVE_USER_CONTEXT(DR,AR) \
|
MOV -16(uSP),AR \
|
MOV -15(uSP),AR \
|
MOV uPC,DR \
|
MOV uPC,DR \
|
STO DR,16(AR) \
|
|
MOV uCC,DR \
|
|
STO DR,15(AR) \
|
STO DR,15(AR) \
|
MOV uSP,DR \
|
MOV uCC,DR \
|
STO DR,14(AR) \
|
STO DR,14(AR) \
|
MOV uR12,DR \
|
MOV uR12,DR \
|
STO DR,13(AR) \
|
STO DR,13(AR) \
|
MOV uR11,DR \
|
MOV uR11,DR \
|
STO DR,12(AR) \
|
STO DR,12(AR) \
|
| Line 179... |
Line 177... |
LOD 12(AR),DR \
|
LOD 12(AR),DR \
|
MOV DR,uR11 \
|
MOV DR,uR11 \
|
LOD 13(AR),DR \
|
LOD 13(AR),DR \
|
MOV DR,uR12 \
|
MOV DR,uR12 \
|
LOD 14(AR),DR \
|
LOD 14(AR),DR \
|
MOV DR,uSP \
|
|
LOD 15(AR),DR \
|
|
MOV DR,uCC \
|
MOV DR,uCC \
|
LOD 16(AR),DR \
|
LOD 15(AR),DR \
|
MOV DR,uPC
|
MOV DR,uPC
|
#define READ_USER_TRAP(RG) \
|
#define READ_USER_TRAP(RG) \
|
MOV uCC,RG \
|
MOV uCC,RG \
|
AND -256,RG
|
AND -256,RG
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.