URL
https://opencores.org/ocsvn/zipcpu/zipcpu/trunk
[/] [zipcpu/] [trunk/] [sw/] [zasm/] [sys.i] - Diff between revs 46 and 60
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 46 |
Rev 60 |
Line 111... |
Line 111... |
#define PUSH(RG,SP) SUB 1,SP \
|
#define PUSH(RG,SP) SUB 1,SP \
|
STO RG,1(SP)
|
STO RG,1(SP)
|
#define POP(RG,SP) LOD 1(SP),RG \
|
#define POP(RG,SP) LOD 1(SP),RG \
|
ADD 1,SP
|
ADD 1,SP
|
#define FJSR(LBL,RG) MOV __here__+2(PC),RG \
|
#define FJSR(LBL,RG) MOV __here__+2(PC),RG \
|
JMP LBL
|
BRA LBL
|
#define FRET(RG) MOV RG,PC
|
#define FRET(RG) MOV RG,PC
|
#define JSR(LBL,RG) SUB 1,SP \
|
#define JSR(LBL,RG) SUB 1,SP \
|
MOV __here__+3(PC),RG \
|
MOV __here__+3(PC),RG \
|
STO RG,1(SP) \
|
STO RG,1(SP) \
|
JMP LBL \
|
BRA LBL \
|
ADD 1,SP
|
ADD 1,SP
|
#define RET LOD 1(SP),PC
|
#define RET LOD 1(SP),PC
|
#define SAVE_USER_CONTEXT(DR,AR) \
|
#define SAVE_USER_CONTEXT(DR,AR) \
|
MOV -15(uSP),AR \
|
MOV -15(uSP),AR \
|
MOV uPC,DR \
|
MOV uPC,DR \
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.