OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [sim/] [tb.v] - Diff between revs 11 and 12

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 11 Rev 12
Line 35... Line 35...
                clk = 0;
                clk = 0;
                reset = 1;
                reset = 1;
                #0
                #0
                #46
                #46
                reset = 0;
                reset = 0;
                #7000
                #111500
                $finish;
                $finish;
        end
        end
 
 
endmodule
endmodule
 
 
Line 72... Line 72...
 
 
always @(negedge oe)
always @(negedge oe)
        begin
        begin
                $display("R %04x = %02x %t", addr, mem[addr], $time);
                $display("R %04x = %02x %t", addr, mem[addr], $time);
        end
        end
//`define READTESTBIN
`define READTESTBIN
integer i;
integer i;
initial
initial
        begin
        begin
`ifdef READTESTBIN
`ifdef READTESTBIN
                $readmemh("instructions_test.hex", mem);
                $readmemh("test09.hex", mem);//instructions_test.hex", mem);
                $display("instructions_test.hex read");
                $display("instructions_test.hex read");
                mem[16'hfffe] = 8'hf0; // setup reset
                mem[16'hfffe] = 8'h00; // setup reset
                mem[16'hffff] = 8'h00;
                mem[16'hffff] = 8'h00;
`else
`else
                for (i = 0; i < 65536; i=i+1)
                for (i = 0; i < 65536; i=i+1)
                        mem[i] = 8'ha5;
                        mem[i] = 8'ha5;
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.