URL
https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 4 |
Rev 7 |
| Line 1... |
Line 1... |
/* Verilog module instantiation template generated by SCUBA Diamond_2.2_Production (99) */
|
/* Verilog module instantiation template generated by SCUBA Diamond_2.2_Production (99) */
|
/* Module Version: 7.2 */
|
/* Module Version: 7.2 */
|
/* Sat Dec 28 21:50:48 2013 */
|
/* Fri Jan 3 08:42:51 2014 */
|
|
|
/* parameterized module instance */
|
/* parameterized module instance */
|
bios2k __ (.DataInA( ), .DataInB( ), .AddressA( ), .AddressB( ),
|
bios2k __ (.DataInA( ), .DataInB( ), .AddressA( ), .AddressB( ),
|
.ClockA( ), .ClockB( ), .ClockEnA( ), .ClockEnB( ), .WrA( ), .WrB( ),
|
.ClockA( ), .ClockB( ), .ClockEnA( ), .ClockEnB( ), .WrA( ), .WrB( ),
|
.ResetA( ), .ResetB( ), .QA( ), .QB( ));
|
.ResetA( ), .ResetB( ), .QA( ), .QB( ));
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
