OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [trunk/] [src/] [sys09bug/] [sys09bug.asm] - Diff between revs 99 and 120

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 99 Rev 120
Line 22... Line 22...
* REMOVED: DISK BOOTS
* REMOVED: DISK BOOTS
*          MEMORY TEST
*          MEMORY TEST
* ADDED:   ADM3A VDU DRIVER
* ADDED:   ADM3A VDU DRIVER
*
*
* MODIFIED TO SYS09BUG VER 1.1
* MODIFIED TO SYS09BUG VER 1.1
* FOR:     SYSTEM09 FPGA SYSTEM
 
* BY:      JOHN KENT
* BY:      JOHN KENT
* DATE:    7TH JANUARY 2007
* DATE:    7TH JANUARY 2007
* ADDED:   'U' USER EXTENTION COMMANDS AT $F000
* ADDED:   'U' USER EXTENTION COMMANDS AT $F000
*          CONDITIONAL ASSEMBLY OF FLOPPY BOOTS
*          CONDITIONAL ASSEMBLY OF FLOPPY BOOTS
*          AND REALTIME CLOCK
*          AND REALTIME CLOCK
*
*
* MODIFIED TO SYS09BUG VER 1.2
* MODIFIED TO SYS09BUG VER 1.2
* FOR:     SYSTEM09 FPGA SYSTEM
 
* BY:      JOHN KENT
* BY:      JOHN KENT
* DATE:    21ST MAY 2007
* DATE:    21ST MAY 2007
* ADDED:   COMPACT FLASH BOOT TO FPGA VERSION
* ADDED:   COMPACT FLASH BOOT TO FPGA VERSION
*          REMOVED PORT REDIRECTION ON PUNCH & LOAD
*          REMOVED PORT REDIRECTION ON PUNCH & LOAD
*
*
* Modified to SYS09BUG VER 1.3
* Modified to SYS09BUG VER 1.3
* FOR:     SYSTEM09 FPGA SYSTEM
 
* BY:      JOHN KENT
* BY:      JOHN KENT
* DATE:    8TH JAN 2008
* DATE:    8TH JAN 2008
* ADDED:   CONDITIONALS FOR SPARTAN3E STARTER BOARD
* ADDED:   CONDITIONALS FOR SPARTAN3E STARTER BOARD
*          WITH ONLY 32K OF RAM
*          WITH ONLY 32K OF RAM
*
*
* Modified to SYS09BUG VER 1.4
* Modified to SYS09BUG VER 1.4
* FOR:     SYSTEM09 FPGA SYSTEM
 
* BY:      JOHN KENT
* BY:      JOHN KENT
* DATE:    3RD FEB 2008
* DATE:    3RD FEB 2008
* ADDED:   CONDITIONALS FOR XESS BOARD WITH IDE
* ADDED:   CONDITIONALS FOR XESS BOARD WITH IDE
*          SEPERATE CONDITIONAL FOR S3 STARTER AND B5-X300
*          SEPERATE CONDITIONAL FOR S3 STARTER AND B5-X300
*          16 BIT IDE DISK BOOT STRAP ROUTINE
*          16 BIT IDE DISK BOOT STRAP ROUTINE
*
*
* Modified to SYS09BUG VER 1.5
* Modified to SYS09BUG VER 1.5
* FOR:     SYSTEM09 FPGA SYSTEM
 
* BY:      JOHN KENT
* BY:      JOHN KENT
* DATE:    7TH SEP 2008
* DATE:    7TH SEP 2008
* ADDED:   ADDED "B3-S2+" STRING
* ADDED:   ADDED "B3-S2+" STRING
*
*
* Modified to SYS09BUG VER 1.6
* Modified to SYS09BUG VER 1.6
* FOR:     SYSTEM09 FPGA SYSTEM
 
* BY:      JOHN KENT
* BY:      JOHN KENT
* DATE:    2ND DEC 2008
* DATE:    2ND DEC 2008
* ADDED:   ADDED HARDWARE FLOW CONTROL
* ADDED:   ADDED HARDWARE FLOW CONTROL
*
*
* CHANGED: SEPARARTED OPTIONS EQUATES AND BODY INTO SEPARATE FILES
* CHANGED: SEPARARTED OPTIONS EQUATES AND BODY INTO SEPARATE FILES
*
*
 
* Modified to SYS09BUG VER 1.7
 
* BY:     JOHN KENT
 
* DATE:   16TH OCT 2010
 
* ADDED:  "DE2-70" STRING
 
*
*       *** COMMANDS ***
*       *** COMMANDS ***
*
*
* CONTROL A   = ALTER THE "A" ACCUMULATOR
* CONTROL A   = ALTER THE "A" ACCUMULATOR
* CONTROL B   = ALTER THE "B" ACCUMULATOR
* CONTROL B   = ALTER THE "B" ACCUMULATOR
* CONTROL C   = ALTER THE CONDITION CODE REGISTER
* CONTROL C   = ALTER THE CONDITION CODE REGISTER
Line 2036... Line 2035...
        FDB $FFFF      ; SVC-VL
        FDB $FFFF      ; SVC-VL
*
*
* PRINTABLE MESSAGE STRINGS
* PRINTABLE MESSAGE STRINGS
*
*
MSG1    FCB  $D,$A,$0,$0,$0 * 0, CR/LF, 0
MSG1    FCB  $D,$A,$0,$0,$0 * 0, CR/LF, 0
        FCC  'SYS09BUG 1.6 FOR '
        FCC  'SYS09BUG 1.7 FOR '
        IFD  SWTOPT`
        IFD  SWTOPT
        FCC  'SWTPC '
        FCC  'SWTPC '
        ENDIF SWTOPT
        ENDIF SWTOPT
        IFD  ADSOPT
        IFD  ADSOPT
        FCC  'ADS6809 '
        FCC  'ADS6809 '
        ENDIF ADSOPT
        ENDIF ADSOPT
Line 2055... Line 2054...
        FCC  'S3STARTER '
        FCC  'S3STARTER '
        ENDIF S3SOPT
        ENDIF S3SOPT
        IFD  S3EOPT
        IFD  S3EOPT
        FCC  'S3E '
        FCC  'S3E '
        ENDIF S3EOPT
        ENDIF S3EOPT
        IFD  XESOPT`
        IFD  XESOPT
        FCC  'XESS '
        FCC  'XESS '
        ENDIF XESOPT
        ENDIF XESOPT
 
        IFD  DE270OPT
 
        FCC  'DE2-70'
 
        ENDIF DE270OPT
        FCC ' - '
        FCC ' - '
        FCB 4
        FCB 4
MSG2    FCB 'K,$0D,$0A,$00,$00,$00,$04 ; K,,,3 NULS,
MSG2    FCB 'K,$0D,$0A,$00,$00,$00,$04 ; K,,,3 NULS,
MSG3    FCC '>'
MSG3    FCC '>'
        FCB 4
        FCB 4

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.