URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [control/] [Timings.csv] - Diff between revs 3 and 7

Go to most recent revision | Show entire file | Details | Blame | View Log

Browse

Tools

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [control/] [Timings.csv] - Diff between revs 3 and 7

Rev 3	Rev 7
Line 845...	Line 845...
`#041H T7 AB:000 DB:-- RD IORQ 2 2 fIORead B > alu >s0 0 bus L ADD * NEG_OP2`	`#041H T7 AB:000 DB:-- RD IORQ 2 2 fIORead B > alu >s0 0 bus L ADD * NEG_OP2`
`#042H T8 AB:000 DB:-- RD IORQ 2 3 fIORead B < alu < res H ADD * * * NEG_OP2`	`#042H T8 AB:000 DB:-- RD IORQ 2 3 fIORead B < alu < res H ADD * * * NEG_OP2`
`#043H T9 AB:000 DB:-- RD IORQ 2 4 fIORead mw d < R alu >s0 bus S NEG_OP2`	`#043H T9 AB:000 DB:-- RD IORQ 2 4 fIORead mw d < R alu >s0 bus S NEG_OP2`
`#044H T10 AB:000 DB:-- 3 1 fMWrite HL W`	`#044H T10 AB:000 DB:-- 3 1 fMWrite HL W`
`#045H T11 AB:000 DB:B1 MREQ 3 2 fMWrite HL op3 R`	`#045H T11 AB:000 DB:B1 MREQ 3 2 fMWrite HL op3 R`
`#046H T12 AB:000 DB:B1 MREQ WR 3 3 fMWrite 1 BRZ B >s0 L XOR`	`#046H T12 AB:000 DB:B1 MREQ WR 3 3 fMWrite 1 BZ`
`#047H T13 AB:000 DB:-- 4 1 PC - W`	`#047H T13 AB:000 DB:-- 4 1 PC W`
`#048H T14 AB:000 DB:-- 4 2 PC - R`	`#048H T14 AB:000 DB:-- 4 2 PC - R`
`#049H T15 AB:000 DB:-- 4 3 PC - W`	`#049H T15 AB:000 DB:-- 4 3 PC W`
`#050H T16 AB:000 DB:-- 4 4 PC - R`	`#050H T16 AB:000 DB:-- 4 4 PC - R`
`#051H T17 AB:000 DB:-- 4 5 1 1`	`#051H T17 AB:000 DB:-- 4 5 1 1`
`#end`	`#end`

`#if pla[91] && pla[20] : outi/outir/outd/outdr "5,4,3,(5)"`	`#if pla[91] && pla[20] : outi/outir/outd/outdr "5,4,3,(5)"`
Line 865...	Line 865...
`#041H T7 AB:000 DB:21 MREQ RD 2 2 fMRead HL op3 R`	`#041H T7 AB:000 DB:21 MREQ RD 2 2 fMRead HL op3 R`
`#042H T8 AB:000 DB:21 MREQ RD 2 3 fMRead iow L > d >s0 bus`	`#042H T8 AB:000 DB:21 MREQ RD 2 3 fMRead iow L > d >s0 bus`
`#043H T9 AB:000 DB:-- 3 1 fIOWrite BC W`	`#043H T9 AB:000 DB:-- 3 1 fIOWrite BC W`
`#044H T10 AB:000 DB:21 WR IORQ 3 2 fIOWrite d < R alu >s0 bus L ADD * S`	`#044H T10 AB:000 DB:21 WR IORQ 3 2 fIOWrite d < R alu >s0 bus L ADD * S`
`#045H T11 AB:000 DB:21 WR IORQ 3 3 fIOWrite alu < res H ADD *`	`#045H T11 AB:000 DB:21 WR IORQ 3 3 fIOWrite alu < res H ADD *`
`#046H T12 AB:000 DB:21 WR IORQ 3 4 fIOWrite 1 BRZ B > >s0 L XOR`	`#046H T12 AB:000 DB:21 WR IORQ 3 4 fIOWrite 1 BZ`
`#047H T13 AB:000 DB:-- 4 1 PC - W`	`#047H T13 AB:000 DB:-- 4 1 PC W`
`#048H T14 AB:000 DB:-- 4 2 PC - R`	`#048H T14 AB:000 DB:-- 4 2 PC - R`
`#049H T15 AB:000 DB:-- 4 3 PC - W`	`#049H T15 AB:000 DB:-- 4 3 PC W`
`#050H T16 AB:000 DB:-- 4 4 PC - R`	`#050H T16 AB:000 DB:-- 4 4 PC - R`
`#051H T17 AB:000 DB:-- 4 5 1 1`	`#051H T17 AB:000 DB:-- 4 5 1 1`
`#end`	`#end`

`// Jump Group`	`// Jump Group`