OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [control/] [genref.py] - Diff between revs 3 and 6

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 3 Rev 6
Line 23... Line 23...
    files = f.read().splitlines()
    files = f.read().splitlines()
 
 
# Create 2 files that should be included in the execution engine block:
# Create 2 files that should be included in the execution engine block:
# 1. A module arguments section
# 1. A module arguments section
# 2. A file containing the code to initialize control wires to zero
# 2. A file containing the code to initialize control wires to zero
with open('exec_module.i', 'w') as file1, open('exec_zero.i', 'w') as file0:
with open('exec_module.vh', 'w') as file1, open('exec_zero.vh', 'w') as file0:
    file1.write("// Automatically generated by genref.py\n")
    file1.write("// Automatically generated by genref.py\n")
    file0.write("// Automatically generated by genref.py\n")
    file0.write("// Automatically generated by genref.py\n")
 
 
# Read and parse each file from the list of input files
# Read and parse each file from the list of input files
for infile in files:
for infile in files:
Line 43... Line 43...
            # input wire [1:0] bus case
            # input wire [1:0] bus case
            if len(info)>3 and info[0]=="input" and info[1]=="wire" and info[2].startswith("[") and info[3].startswith("ctl_"):
            if len(info)>3 and info[0]=="input" and info[1]=="wire" and info[2].startswith("[") and info[3].startswith("ctl_"):
                wires.append(info[2] + " " + info[3].translate(None, ';,'))
                wires.append(info[2] + " " + info[3].translate(None, ';,'))
 
 
    if len(wires)>0:
    if len(wires)>0:
        with open('exec_module.i', 'a') as file1, open('exec_zero.i', 'a') as file0:
        with open('exec_module.vh', 'a') as file1, open('exec_zero.vh', 'a') as file0:
            print "MODULE: " + infile
            print "MODULE: " + infile
            file0.write("\n// Module: " + infile + "\n")
            file0.write("\n// Module: " + infile + "\n")
            file1.write("\n// Module: " + infile + "\n")
            file1.write("\n// Module: " + infile + "\n")
            for wire in wires:
            for wire in wires:
                print "   " + wire
                print "   " + wire
Line 57... Line 57...
                if "[" in wire:
                if "[" in wire:
                    file0.write(wire.split()[1] + " = 0;\n")
                    file0.write(wire.split()[1] + " = 0;\n")
                else:
                else:
                    file0.write(wire + " = 0;\n")
                    file0.write(wire + " = 0;\n")
 
 
# Touch a file that includes 'exec_module.i' and 'exec_zero.i' to ensure it will recompile correctly
# Touch a file that includes 'exec_module.vh' and 'exec_zero.vh' to ensure it will recompile correctly
os.utime("execute.sv", None)
os.utime("execute.sv", None)
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.