OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [control/] [timing_macros.i] - Diff between revs 6 and 7

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 6 Rev 7
Line 40... Line 40...
SS              setM1=!flags_cond_true;
SS              setM1=!flags_cond_true;
CC              setM1=!flags_cond_true;
CC              setM1=!flags_cond_true;
ZF              setM1=flags_zf; // Used in DJNZ
ZF              setM1=flags_zf; // Used in DJNZ
BR              setM1=nonRep | !repeat_en;
BR              setM1=nonRep | !repeat_en;
BRZ             setM1=nonRep | !repeat_en | flags_zf;
BRZ             setM1=nonRep | !repeat_en | flags_zf;
 
BZ              setM1=nonRep | flags_zf;
INT             setM1=!(in_intr & im2);             // RST38 interrupt extension
INT             setM1=!(in_intr & im2);             // RST38 interrupt extension
 
 
//-----------------------------------------------------------------------------------------
//-----------------------------------------------------------------------------------------
// Register file, address (downstream) endpoint
// Register file, address (downstream) endpoint
//-----------------------------------------------------------------------------------------
//-----------------------------------------------------------------------------------------

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.