URL
https://opencores.org/ocsvn/a-z80/a-z80/trunk
[/] [a-z80/] [trunk/] [host/] [basic_de1/] [basic_de1.qsf] - Diff between revs 8 and 13
Show entire file |
Details |
Blame |
View Log
| Rev 8 |
Rev 13 |
| Line 637... |
Line 637... |
set_global_assignment -name VERILOG_FILE ../../cpu/control/sequencer.v
|
set_global_assignment -name VERILOG_FILE ../../cpu/control/sequencer.v
|
set_global_assignment -name VERILOG_FILE ../../cpu/registers/reg_control.v
|
set_global_assignment -name VERILOG_FILE ../../cpu/registers/reg_control.v
|
set_global_assignment -name VERILOG_FILE ../../cpu/registers/reg_file.v
|
set_global_assignment -name VERILOG_FILE ../../cpu/registers/reg_file.v
|
set_global_assignment -name VERILOG_FILE ../../cpu/registers/reg_latch.v
|
set_global_assignment -name VERILOG_FILE ../../cpu/registers/reg_latch.v
|
set_global_assignment -name VERILOG_FILE ../common/uart.v
|
set_global_assignment -name VERILOG_FILE ../common/uart.v
|
|
set_global_assignment -name VERILOG_FILE ../common/wait_state.v
|
set_global_assignment -name VERILOG_FILE basic_de1_fpga.sv
|
set_global_assignment -name VERILOG_FILE basic_de1_fpga.sv
|
set_global_assignment -name QIP_FILE ram.qip
|
set_global_assignment -name QIP_FILE ram.qip
|
set_global_assignment -name QIP_FILE pll.qip
|
set_global_assignment -name QIP_FILE pll.qip
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.