OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [system/] [boot_mem128.v] - Diff between revs 40 and 61

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 40 Rev 61
Line 43... Line 43...
 
 
 
 
module boot_mem128 #(
module boot_mem128 #(
parameter WB_DWIDTH   = 128,
parameter WB_DWIDTH   = 128,
parameter WB_SWIDTH   = 16,
parameter WB_SWIDTH   = 16,
parameter MADDR_WIDTH = 9
parameter MADDR_WIDTH = 10
)(
)(
input                       i_wb_clk,     // WISHBONE clock
input                       i_wb_clk,     // WISHBONE clock
 
 
input       [31:0]          i_wb_adr,
input       [31:0]          i_wb_adr,
input       [WB_SWIDTH-1:0] i_wb_sel,
input       [WB_SWIDTH-1:0] i_wb_sel,
Line 119... Line 119...
// Instantiate SRAMs
// Instantiate SRAMs
// ------------------------------------------------------
// ------------------------------------------------------
//         
//         
`ifdef XILINX_FPGA
`ifdef XILINX_FPGA
 
 
    `ifdef XILINX_SPARTAN6_FPGA
    xs6_sram_1024x128_byte_en
        xs6_sram_512x128_byte_en
 
    `endif
 
    `ifdef XILINX_VIRTEX6_FPGA
 
        xv6_sram_512x128_byte_en
 
    `endif
 
 
 
#(
#(
// This file holds a software image used for FPGA simulations
// This file holds a software image used for FPGA simulations
// This pre-processor syntax works with both the simulator
// This pre-processor syntax works with both the simulator
// and ISE, which I couldn't get to work with giving it the
// and ISE, which I couldn't get to work with giving it the
// file name as a define.
// file name as a define.
 
 
`ifdef BOOT_MEM_PARAMS_FILE
`ifdef BOOT_MEM_PARAMS_FILE
    `include `BOOT_MEM_PARAMS_FILE
    `include `BOOT_MEM_PARAMS_FILE
`else
`else
 
    `ifdef BOOT_LOADER_ETHMAC
 
        `include "boot-loader-ethmac_memparams128.v"
 
    `else
    // default file
    // default file
    `include "boot-loader_memparams128.v"
    `include "boot-loader_memparams128.v"
`endif
`endif
 
`endif
 
 
)
)
`endif
`endif
 
 
`ifndef XILINX_FPGA
`ifndef XILINX_FPGA
Line 153... Line 152...
`endif
`endif
u_mem (
u_mem (
    .i_clk          ( i_wb_clk          ),
    .i_clk          ( i_wb_clk          ),
    .i_write_enable ( start_write       ),
    .i_write_enable ( start_write       ),
    .i_byte_enable  ( byte_enable       ),
    .i_byte_enable  ( byte_enable       ),
    .i_address      ( address           ),  // 2048 words, 32 bits
    .i_address      ( address           ),  // 1024 words, 128 bits
    .o_read_data    ( read_data         ),
    .o_read_data    ( read_data         ),
    .i_write_data   ( write_data        )
    .i_write_data   ( write_data        )
);
);
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.