| Line 53... |
Line 53... |
-- src_in.ready in the code, because then the structure of p_state is the
|
-- src_in.ready in the code, because then the structure of p_state is the
|
-- same for both g_fifo_rl=0 or 1. Furthermore using pend_src_out and
|
-- same for both g_fifo_rl=0 or 1. Furthermore using pend_src_out and
|
-- src_in.ready is often more clear to comprehend then using next_src_out
|
-- src_in.ready is often more clear to comprehend then using next_src_out
|
-- directly.
|
-- directly.
|
|
|
LIBRARY IEEE, common_pkg_lib, dp_pkg_lib, dp_components_lib, technology_lib;
|
LIBRARY IEEE, common_pkg_lib, dp_pkg_lib, dp_components_lib;
|
USE IEEE.std_logic_1164.ALL;
|
USE IEEE.std_logic_1164.ALL;
|
USE IEEE.numeric_std.ALL;
|
USE IEEE.numeric_std.ALL;
|
USE common_pkg_lib.common_pkg.ALL;
|
USE common_pkg_lib.common_pkg.ALL;
|
USE dp_pkg_lib.dp_stream_pkg.ALL;
|
USE dp_pkg_lib.dp_stream_pkg.ALL;
|
USE technology_lib.technology_select_pkg.ALL;
|
--USE technology_lib.technology_select_pkg.ALL;
|
|
|
ENTITY dp_fifo_fill_core IS
|
ENTITY dp_fifo_fill_core IS
|
GENERIC (
|
GENERIC (
|
g_technology : NATURAL := c_tech_select_default;
|
g_technology : NATURAL := 0;
|
g_use_dual_clock : BOOLEAN := FALSE;
|
g_use_dual_clock : BOOLEAN := FALSE;
|
g_data_w : NATURAL := 16;
|
g_data_w : NATURAL := 16;
|
g_bsn_w : NATURAL := 1;
|
g_bsn_w : NATURAL := 1;
|
g_empty_w : NATURAL := 1;
|
g_empty_w : NATURAL := 1;
|
g_channel_w : NATURAL := 1;
|
g_channel_w : NATURAL := 1;
|
