URL
https://opencores.org/ocsvn/astron_mm/astron_mm/trunk
[/] [astron_mm/] [trunk/] [common_reg_r_w_dc.vhd] - Diff between revs 3 and 4
Show entire file |
Details |
Blame |
View Log
| Rev 3 |
Rev 4 |
| Line 42... |
Line 42... |
-- is don't care.
|
-- is don't care.
|
-- In fact g_readback could better be called g_st_readback. An alternative
|
-- In fact g_readback could better be called g_st_readback. An alternative
|
-- g_mm_readback could define direct read back in the MM clock domain and
|
-- g_mm_readback could define direct read back in the MM clock domain and
|
-- would allow leaving the in_reg not connected.
|
-- would allow leaving the in_reg not connected.
|
|
|
LIBRARY IEEE, common_pkg_lib, common_components_lib, common_ram_lib;
|
LIBRARY IEEE, common_pkg_lib, common_components_lib, astron_ram_lib;
|
USE IEEE.STD_LOGIC_1164.ALL;
|
USE IEEE.STD_LOGIC_1164.ALL;
|
USE common_pkg_lib.common_pkg.ALL;
|
USE common_pkg_lib.common_pkg.ALL;
|
USE common_ram_lib.common_ram_pkg.ALL;
|
USE astron_ram_lib.common_ram_pkg.ALL;
|
|
|
ENTITY common_reg_r_w_dc IS
|
ENTITY common_reg_r_w_dc IS
|
GENERIC (
|
GENERIC (
|
g_cross_clock_domain : BOOLEAN := TRUE; -- use FALSE when mm_clk and st_clk are the same, else use TRUE to cross the clock domain
|
g_cross_clock_domain : BOOLEAN := TRUE; -- use FALSE when mm_clk and st_clk are the same, else use TRUE to cross the clock domain
|
g_in_new_latency : NATURAL := 0; -- >= 0
|
g_in_new_latency : NATURAL := 0; -- >= 0
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.