OpenCores
URL https://opencores.org/ocsvn/astron_mm/astron_mm/trunk

Subversion Repositories astron_mm

[/] [astron_mm/] [trunk/] [mm_fields.vhd] - Diff between revs 3 and 4

Show entire file | Details | Blame | View Log

Rev 3 Rev 4
Line 61... Line 61... 
--   . slv_in  = 3 bits wide
 
--   . slv_in  = 3 bits wide
 
--   . slv_out = 2 bits wide (= my_field_2 which is looped back to reg_slv_in because it is defined "RW")
 
--   . slv_out = 2 bits wide (= my_field_2 which is looped back to reg_slv_in because it is defined "RW")
 
--   . reg_reg_slv_in_arr, reg_slv_in, reg_slv_out = 3*c_word_w bits wide
 
--   . reg_reg_slv_in_arr, reg_slv_in, reg_slv_out = 3*c_word_w bits wide
 
-- Remarks:
 
-- Remarks:
 
 
 
 
 
LIBRARY IEEE, common_pkg_lib, common_ram_lib;
 
LIBRARY IEEE, common_pkg_lib, astron_ram_lib;
 
USE IEEE.STD_LOGIC_1164.ALL;
 
USE IEEE.STD_LOGIC_1164.ALL;
 
USE IEEE.NUMERIC_STD.ALL;
 
USE IEEE.NUMERIC_STD.ALL;
 
USE common_pkg_lib.common_pkg.ALL;
 
USE common_pkg_lib.common_pkg.ALL;
 
USE common_ram_lib.common_ram_pkg.ALL;
 
USE astron_ram_lib.common_ram_pkg.ALL;
 
USE work.common_field_pkg.ALL;
 
USE work.common_field_pkg.ALL;
 
 
 
 
 
ENTITY mm_fields IS
 
ENTITY mm_fields IS
 
  GENERIC (
 
  GENERIC (
 
    g_cross_clock_domain : BOOLEAN := TRUE;
 
    g_cross_clock_domain : BOOLEAN := TRUE;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.