URL
https://opencores.org/ocsvn/astron_mm/astron_mm/trunk
[/] [astron_mm/] [trunk/] [tb_common_mem_mux.vhd] - Diff between revs 3 and 4
Show entire file |
Details |
Blame |
View Log
| Rev 3 |
Rev 4 |
| Line 16... |
Line 16... |
-- See the License for the specific language governing permissions and
|
-- See the License for the specific language governing permissions and
|
-- limitations under the License.
|
-- limitations under the License.
|
--
|
--
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
|
|
LIBRARY IEEE, common_pkg_lib, common_ram_lib;
|
LIBRARY IEEE, common_pkg_lib, astron_ram_lib;
|
USE IEEE.STD_LOGIC_1164.ALL;
|
USE IEEE.STD_LOGIC_1164.ALL;
|
USE IEEE.NUMERIC_STD.ALL;
|
USE IEEE.NUMERIC_STD.ALL;
|
USE common_pkg_lib.common_pkg.ALL;
|
USE common_pkg_lib.common_pkg.ALL;
|
USE common_ram_lib.common_ram_pkg.ALL;
|
USE astron_ram_lib.common_ram_pkg.ALL;
|
USE common_pkg_lib.tb_common_pkg.ALL;
|
USE common_pkg_lib.tb_common_pkg.ALL;
|
USE work.tb_common_mem_pkg.ALL;
|
USE work.tb_common_mem_pkg.ALL;
|
|
|
ENTITY tb_common_mem_mux IS
|
ENTITY tb_common_mem_mux IS
|
GENERIC (
|
GENERIC (
|
| Line 89... |
Line 89... |
tb_end <= '1';
|
tb_end <= '1';
|
WAIT;
|
WAIT;
|
END PROCESS;
|
END PROCESS;
|
|
|
generation_of_test_rams : FOR I IN 0 TO g_nof_mosi-1 GENERATE
|
generation_of_test_rams : FOR I IN 0 TO g_nof_mosi-1 GENERATE
|
u_test_rams : ENTITY common_ram_lib.common_ram_r_w
|
u_test_rams : ENTITY astron_ram_lib.common_ram_r_w
|
GENERIC MAP (
|
GENERIC MAP (
|
g_ram => c_test_ram,
|
g_ram => c_test_ram,
|
g_init_file => "UNUSED"
|
g_init_file => "UNUSED"
|
)
|
)
|
PORT MAP (
|
PORT MAP (
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.