OpenCores
URL https://opencores.org/ocsvn/copyblaze/copyblaze/trunk

Subversion Repositories copyblaze

[/] [copyblaze/] [trunk/] [copyblaze/] [sim/] [rtl_sim/] [bin/] [tb_copyBlaze_ecoSystem_wb-gpio_run.do] - Diff between revs 33 and 71

Show entire file | Details | Blame | View Log

Rev 33 Rev 71
Line 4... Line 4...
if {[file exists presynth/_info]} {
if {[file exists presynth/_info]} {
   echo "INFO: Simulation library presynth already exists"
   echo "INFO: Simulation library presynth already exists"
} else {
} else {
   vlib presynth
   vlib presynth
}
}
vmap presynth presynth
#vmap presynth presynth
vmap proasic3 "C:/Actel/Libero_v9.1/Designer/lib/modelsim/precompiled/vhdl/proasic3"
#vmap proasic3 "C:/Actel/Libero_v9.1/Designer/lib/modelsim/precompiled/vhdl/proasic3"
 
 
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_Usefull_Pkg.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_Usefull_Pkg.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_Toggle.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_Toggle.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_Interrupt.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_Interrupt.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_ProgramCounter.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_ProgramCounter.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_Stack.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_Stack.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_ProgramFlowControl.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_ProgramFlowControl.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_FullAdder.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_FullAdder.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_CLAAdder.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_CLAAdder.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_Alu.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_Alu.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_Flags.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_Flags.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_BancRegister.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_BancRegister.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_ScratchPad.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_ScratchPad.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_DecodeControl.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_DecodeControl.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_copyBlaze.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cpu/cp_copyBlaze.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_ROM_Code.vhd"
 
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/cp_copyBlaze_ecoSystem.vhd"
 
 
 
vcom -93 -explicit -work presynth "${PROJECT_DIR}/sim/rtl_sim/src/wb_gpio/wb_gpio_08.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/ip/rom/cp_ROM_Code.vhd"
 
 
 
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/soc/cp_copyBlaze_ecoSystem.vhd"
 
 
 
vcom -93 -explicit -work presynth "${PROJECT_DIR}/rtl/vhdl/ip/wb_gpio/wb_gpio_08.vhd"
 
 
vcom -93 -explicit -work presynth "${PROJECT_DIR}/bench/vhdl/tb_copyBlaze_ecoSystem_wb-gpio.vhd"
vcom -93 -explicit -work presynth "${PROJECT_DIR}/bench/vhdl/tb_copyBlaze_ecoSystem_wb-gpio.vhd"
 
 
vsim -L proasic3 -L presynth  -t 1ps presynth.tb_copyBlaze_ecoSystem_wb_gpio
vsim -L proasic3 -L presynth  -t 1ps presynth.tb_copyBlaze_ecoSystem_wb_gpio
# The following lines are commented because no testbench is associated with the project
# The following lines are commented because no testbench is associated with the project

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.