OpenCores
URL https://opencores.org/ocsvn/cpu65c02_true_cycle/cpu65c02_true_cycle/trunk

Subversion Repositories cpu65c02_true_cycle

[/] [cpu65c02_true_cycle/] [trunk/] [TO_DO_list.txt] - Diff between revs 15 and 18

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 15 Rev 18
Line 1... Line 1...
 
(July 31th 2013)
 
- (DONE) Transfer the project state from "BETA" to "RELEASE CANDIDATE"
 
- (DONE) Offer a high level testbench in assembler for testing all Op Codes
 
         Including Klaus Dormann's "65c02_*_test" suite
 
- (DONE) Because of translation errors the Verilog sources are no longer
 
         available
 
- (DONE) Create "golden" simulation files for Modelsim/QuestaSim
 
- (75%)  Finish working for Specification of cpu65C02_tc
 
- (85%)  Finish working for Specification of cpu65C02_tc
 
 
 
 
(February 25th 2009)
(February 25th 2009)
- (DONE) CORRECTED "RTI" (wrong: use of stack pointer)
- (DONE) CORRECTED "RTI" (wrong: use of stack pointer)
- (DONE) CORRECTED "RMBx" & "SMBx" (wrong: bit translation)
- (DONE) CORRECTED "RMBx" & "SMBx" (wrong: bit translation)
- (DONE) RENAME all states of "FSM Execution Unit" for better reading
- (DONE) RENAME all states of "FSM Execution Unit" for better reading
- (85%) Finish working for Specification of cpu65C02_tc
- (85%) Finish working for Specification of cpu65C02_tc
- (DONE) CORRECT timing for addressing mode "ABS,X" for "INC" (wrong: 6 cycles instead of 7)
- (DONE) CORRECT timing for addressing mode "ABS,X" for "INC" (wrong: 6 cycles
 
         instead of 7)
- (DONE) OPTIMIZE end states of "STA" (s197,s207,s200,s213)
- (DONE) OPTIMIZE end states of "STA" (s197,s207,s200,s213)
 
 
(January, 4th 2009)
(January, 4th 2009)
- (DONE) Remove unused nets, register and modules
- (DONE) Remove unused nets, register and modules
- (DONE) Update the HDL Designer files for better viewing and
- (DONE) Update the HDL Designer files for better viewing and

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.