OpenCores
URL https://opencores.org/ocsvn/ethernet_tri_mode/ethernet_tri_mode/trunk

Subversion Repositories ethernet_tri_mode

[/] [ethernet_tri_mode/] [trunk/] [syn/] [syn_xilinx.prj] - Diff between revs 28 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 28 Rev 33
#-- Synplicity, Inc.
#-- Synplicity, Inc.
#-- Version Synplify Pro 8.1
#-- Version Synplify Pro 8.1
#-- Project file D:\root\home\jon\ethernet_tri_mode\syn\syn_xilinx.prj
#-- Project file D:\root\home\jon\ethernet_tri_mode\syn\syn_xilinx.prj
#-- Written on Mon Aug 04 17:11:28 2008
#-- Written on Mon Aug 04 17:11:28 2008
#add_file options
#add_file options
add_file -verilog "../rtl/verilog/header.v"
add_file -verilog "../rtl/verilog/header.v"
add_file -verilog "../rtl/verilog/MAC_tx/MAC_tx_FF.v"
add_file -verilog "../rtl/verilog/MAC_tx/MAC_tx_FF.v"
add_file -verilog "../rtl/verilog/MAC_tx/Ramdon_gen.v"
add_file -verilog "../rtl/verilog/MAC_tx/Ramdon_gen.v"
add_file -verilog "../rtl/verilog/MAC_tx/CRC_gen.v"
add_file -verilog "../rtl/verilog/MAC_tx/CRC_gen.v"
add_file -verilog "../rtl/verilog/MAC_tx/MAC_tx_addr_add.v"
add_file -verilog "../rtl/verilog/MAC_tx/MAC_tx_addr_add.v"
add_file -verilog "../rtl/verilog/MAC_tx/MAC_tx_Ctrl.v"
add_file -verilog "../rtl/verilog/MAC_tx/MAC_tx_Ctrl.v"
add_file -verilog "../rtl/verilog/MAC_tx/flow_ctrl.v"
add_file -verilog "../rtl/verilog/MAC_tx/flow_ctrl.v"
add_file -verilog "../rtl/verilog/MAC_rx/CRC_chk.v"
add_file -verilog "../rtl/verilog/MAC_rx/CRC_chk.v"
add_file -verilog "../rtl/verilog/MAC_rx/MAC_rx_add_chk.v"
add_file -verilog "../rtl/verilog/MAC_rx/MAC_rx_add_chk.v"
add_file -verilog "../rtl/verilog/MAC_rx/MAC_rx_FF.v"
add_file -verilog "../rtl/verilog/MAC_rx/MAC_rx_FF.v"
add_file -verilog "../rtl/verilog/MAC_rx/MAC_rx_ctrl.v"
add_file -verilog "../rtl/verilog/MAC_rx/MAC_rx_ctrl.v"
add_file -verilog "../rtl/verilog/RMON/RMON_addr_gen.v"
add_file -verilog "../rtl/verilog/RMON/RMON_addr_gen.v"
add_file -verilog "../rtl/verilog/RMON/RMON_ctrl.v"
add_file -verilog "../rtl/verilog/RMON/RMON_ctrl.v"
add_file -verilog "../rtl/verilog/RMON/RMON_dpram.v"
add_file -verilog "../rtl/verilog/RMON/RMON_dpram.v"
add_file -verilog "../rtl/verilog/MAC_rx/Broadcast_filter.v"
add_file -verilog "../rtl/verilog/MAC_rx/Broadcast_filter.v"
add_file -verilog "../rtl/verilog/RMON.v"
add_file -verilog "../rtl/verilog/RMON.v"
add_file -verilog "../rtl/verilog/MAC_rx.v"
add_file -verilog "../rtl/verilog/MAC_rx.v"
add_file -verilog "../rtl/verilog/MAC_tx.v"
add_file -verilog "../rtl/verilog/MAC_tx.v"
add_file -verilog "../rtl/verilog/miim/eth_clockgen.v"
add_file -verilog "../rtl/verilog/miim/eth_clockgen.v"
add_file -verilog "../rtl/verilog/miim/eth_outputcontrol.v"
add_file -verilog "../rtl/verilog/miim/eth_outputcontrol.v"
add_file -verilog "../rtl/verilog/miim/eth_shiftreg.v"
add_file -verilog "../rtl/verilog/miim/eth_shiftreg.v"
add_file -verilog "../rtl/verilog/miim/timescale.v"
add_file -verilog "../rtl/verilog/miim/timescale.v"
add_file -verilog "../rtl/verilog/TECH/xilinx/duram.v"
add_file -verilog "../rtl/verilog/TECH/xilinx/duram.v"
add_file -verilog "../rtl/verilog/TECH/xilinx/CLK_SWITCH.v"
add_file -verilog "../rtl/verilog/TECH/xilinx/CLK_SWITCH.v"
add_file -verilog "../rtl/verilog/TECH/xilinx/CLK_DIV2.v"
add_file -verilog "../rtl/verilog/TECH/xilinx/CLK_DIV2.v"
add_file -verilog "../rtl/verilog/eth_miim.v"
add_file -verilog "../rtl/verilog/eth_miim.v"
add_file -verilog "../rtl/verilog/Clk_ctrl.v"
add_file -verilog "../rtl/verilog/Clk_ctrl.v"
add_file -verilog "../rtl/verilog/Phy_int.v"
add_file -verilog "../rtl/verilog/Phy_int.v"
add_file -verilog "../rtl/verilog/afifo.v"
add_file -verilog "../rtl/verilog/afifo.v"
add_file -verilog "../rtl/verilog/Reg_int.v"
add_file -verilog "../rtl/verilog/Reg_int.v"
add_file -verilog "../rtl/verilog/MAC_top.v"
add_file -verilog "../rtl/verilog/MAC_top.v"
#implementation: "syn"
#implementation: "syn"
impl -add syn
impl -add syn
#device options
#device options
set_option -technology VIRTEX4
set_option -technology VIRTEX4
set_option -part XC4VLX40
set_option -part XC4VLX40
set_option -package FF668
set_option -package FF668
set_option -speed_grade -10
set_option -speed_grade -10
#compilation/mapping options
#compilation/mapping options
set_option -default_enum_encoding onehot
set_option -default_enum_encoding onehot
set_option -symbolic_fsm_compiler 0
set_option -symbolic_fsm_compiler 0
set_option -resource_sharing 1
set_option -resource_sharing 1
set_option -use_fsm_explorer 0
set_option -use_fsm_explorer 0
set_option -top_module "MAC_top"
set_option -top_module "MAC_top"
#map options
#map options
set_option -frequency auto
set_option -frequency auto
set_option -run_prop_extract 0
set_option -run_prop_extract 0
set_option -fanout_limit 10000
set_option -fanout_limit 10000
set_option -disable_io_insertion 1
set_option -disable_io_insertion 1
set_option -pipe 1
set_option -pipe 1
set_option -update_models_cp 0
set_option -update_models_cp 0
set_option -verification_mode 0
set_option -verification_mode 0
set_option -fixgatedclocks 0
set_option -fixgatedclocks 0
set_option -modular 0
set_option -modular 0
set_option -retiming 0
set_option -retiming 0
set_option -no_sequential_opt 0
set_option -no_sequential_opt 0
#simulation options
#simulation options
set_option -write_verilog 0
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -write_vhdl 0
#VIF options
#VIF options
set_option -write_vif 0
set_option -write_vif 0
#automatic place and route (vendor) options
#automatic place and route (vendor) options
set_option -write_apr_constraint 0
set_option -write_apr_constraint 0
#set result format/file last
#set result format/file last
project -result_file "./MAC_top.edf"
project -result_file "./MAC_top.edf"
#
#
#implementation attributes
#implementation attributes
set_option -vlog_std v2001
set_option -vlog_std v2001
set_option -dup 0
set_option -dup 0
set_option -project_relative_includes 1
set_option -project_relative_includes 1
#par_1 attributes
#par_1 attributes
set_option -job par_1 -add par
set_option -job par_1 -add par
set_option -job par_1 -option run_backannotation 0
set_option -job par_1 -option run_backannotation 0
impl -active "syn"
impl -active "syn"
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.