OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_3/] [doc/] [src/] [eth_speci.doc] - Diff between revs 335 and 338

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 335 Rev 338
ࡱ>      "$n7 $bjbjUU  7|7|Pl|4t!VVVhBt!XXXr\Dl$ &|T@XTT  \r     :       T\Rr T 8      &ZZ"Cr`0Ct!VCCd%<XH
ࡱ>      "$n7 $bjbjUU  7|7|Pl|4t!VVVhBt!XXXr\Dl$ &|T@XTT  \r     :       T\Rr T 8      &ZZ"Cr`0Ct!VCCd%<XH
C     z6>









Ethernet IP CoreSpecification


Author: Igor Mohor
IgorM@opencores.org



Rev. 1.15
 DATE \@ "MMMM d, yyyy" \* MERGEFORMAT August 14, 2002














This page has been intentionally left blank.
Revision History
Rev.DateAuthorDescription0.113/03/01Igor MohorFirst Draft0.217/03/01Igor MohorMDC clock divider changed. Instead of the clock select bits CLKS[2:0] the clock divider bits CLKDIV[7:0] are used. 1.021/03/01Igor MohorMII module completed. Revision changed to 1.0 due to cvs demands. 1.116/04/01IMDMA support and buffer descriptors added. 1.224/05/01IMRegisters revised.1.305/06/01IMStatus is written to the status registers. DMA channels 2 and 3 are not used any more. Figures that are implementation specific removed from the document.1.403/07/01IMCOLLCONF register changed bit width. BCKPRESS and BCKPNBEN bit removed from MODER. LOOPBCK added. 1.521/07/01IMSignal RD0_O (Restart Descriptor for channel 0) added. Per packet CRC, BD changed.1.603/12/01IMBD section rewritten. 1.705/12/01IMTX_BD_NUM register used instead of RX_BD_BASE_ADDR register. 1.807/01/02IMMinor typos fixed1.930/01/02IMRST bit in MODER register is 1 after reset, initial collision window changed.1.1018/02/02IMAddress recognition system added. Buffer Descriptors changed. DMA section changed. Ports changed. 1.1102/03/02IMTypos fixed, INT_SOURCE and INT_MASK registers changed. 1.1215/03/02IMTX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description changed. 1.1315/04/02Jeanne WiegelmannDocument revised.1.1414/05/02IMMinor typos fixed.1.1514/08/02IMLINKFAIL and NVALID bit description changed in the MIISTATUS register. TX_BD_NUM changed. External DMA support removed from the document.
List of Contents
 TOC \o "1-3" \h \z  HYPERLINK \l "_Toc17116786" 1  PAGEREF _Toc17116786 \h 1
 HYPERLINK \l "_Toc17116787" Introduction     PAGEREF _Toc17116787 \h 1
 HYPERLINK \l "_Toc17116788" 2        PAGEREF _Toc17116788 \h 2
 HYPERLINK \l "_Toc17116789" IO Ports         PAGEREF _Toc17116789 \h 2
 HYPERLINK \l "_Toc17116790" 2.1 Ethernet Core IO ports       PAGEREF _Toc17116790 \h 2
 HYPERLINK \l "_Toc17116791" 2.1.1 Host Interface Ports       PAGEREF _Toc17116791 \h 2
 HYPERLINK \l "_Toc17116792" 2.1.2 PHY Interface ports        PAGEREF _Toc17116792 \h 4
 HYPERLINK \l "_Toc17116793" 2.1.3 Reset Signals      PAGEREF _Toc17116793 \h 5
 HYPERLINK \l "_Toc17116794" 3        PAGEREF _Toc17116794 \h 6
 HYPERLINK \l "_Toc17116795" Registers        PAGEREF _Toc17116795 \h 6
 HYPERLINK \l "_Toc17116796" 3.1 MODER (Mode Register)        PAGEREF _Toc17116796 \h 7
 HYPERLINK \l "_Toc17116797" 3.2 INT_SOURCE (Interrupt Source Register)       PAGEREF _Toc17116797 \h 9
 HYPERLINK \l "_Toc17116798" 3.3 INT_MASK (Interrupt Mask Register)   PAGEREF _Toc17116798 \h 10
 HYPERLINK \l "_Toc17116799" 3.4 IPGT (Back to Back Inter Packet Gap Register)       PAGEREF _Toc17116799 \h 11
 HYPERLINK \l "_Toc17116800" 3.5 IPGR1 (Non Back to Back Inter Packet Gap Register 1)        PAGEREF _Toc17116800 \h 11
 HYPERLINK \l "_Toc17116801" 3.6 IPGR2 (Non Back to Back Inter Packet Gap Register 2)        PAGEREF _Toc17116801 \h 12
 HYPERLINK \l "_Toc17116802" 3.7 PACKETLEN (Packet Length Register)  PAGEREF _Toc17116802 \h 12
 HYPERLINK \l "_Toc17116803" 3.8 COLLCONF (Collision and Retry Configuration Register)       PAGEREF _Toc17116803 \h 13
 HYPERLINK \l "_Toc17116804" 3.9 TX_BD_NUM (Transmit BD Number Reg.)         PAGEREF _Toc17116804 \h 13
 HYPERLINK \l "_Toc17116805" 3.10 CTRLMODER (Control Module Mode Register)   PAGEREF _Toc17116805 \h 14
 HYPERLINK \l "_Toc17116806" 3.11 MIIMODER (MII Mode Register)       PAGEREF _Toc17116806 \h 14
 HYPERLINK \l "_Toc17116807" 3.12 MIICOMMAND (MII Command Register)  PAGEREF _Toc17116807 \h 15
 HYPERLINK \l "_Toc17116808" 3.13 MIIADDRESS (MII Address Register)  PAGEREF _Toc17116808 \h 15
 HYPERLINK \l "_Toc17116809" 3.14 MIITX_DATA (MII Transmit Data)     PAGEREF _Toc17116809 \h 15
 HYPERLINK \l "_Toc17116810" 3.15 MIIRX_DATA (MII Receive Data)      PAGEREF _Toc17116810 \h 16
 HYPERLINK \l "_Toc17116811" 3.16 MIISTATUS (MII Status Register)    PAGEREF _Toc17116811 \h 16
 HYPERLINK \l "_Toc17116812" 3.17 MAC_ADDR0 (MAC Address Register 0)         PAGEREF _Toc17116812 \h 17
 HYPERLINK \l "_Toc17116813" 3.18 MAC_ADDR1 (MAC Address Register 1)         PAGEREF _Toc17116813 \h 17
 HYPERLINK \l "_Toc17116814" 3.19 HASH0 (HASH Register 0)    PAGEREF _Toc17116814 \h 18
 HYPERLINK \l "_Toc17116815" 3.20 HASH1 (HASH Register 1)    PAGEREF _Toc17116815 \h 18
 HYPERLINK \l "_Toc17116816" 4       PAGEREF _Toc17116816 \h 19
 HYPERLINK \l "_Toc17116817" Operation       PAGEREF _Toc17116817 \h 19
 HYPERLINK \l "_Toc17116818" 4.1 Host Interface Operation    PAGEREF _Toc17116818 \h 20
 HYPERLINK \l "_Toc17116819" 4.1.1 Configuration Registers   PAGEREF _Toc17116819 \h 20
 HYPERLINK \l "_Toc17116820" 4.1.2 Buffer Descriptors (BD)   PAGEREF _Toc17116820 \h 20
 HYPERLINK \l "_Toc17116821" 4.1.3 Frame Transmission        PAGEREF _Toc17116821 \h 25
 HYPERLINK \l "_Toc17116822" 4.1.4 Frame Reception   PAGEREF _Toc17116822 \h 25
 HYPERLINK \l "_Toc17116823" 4.2 TX Ethernet MAC     PAGEREF _Toc17116823 \h 26
 HYPERLINK \l "_Toc17116824" 4.3 RX Ethernet MAC     PAGEREF _Toc17116824 \h 26
 HYPERLINK \l "_Toc17116825" 4.4 MAC Control Module  PAGEREF _Toc17116825 \h 27
 HYPERLINK \l "_Toc17116826" 4.4.1 Control Frame Detection   PAGEREF _Toc17116826 \h 27
 HYPERLINK \l "_Toc17116827" 4.4.2 Control Frame Generation  PAGEREF _Toc17116827 \h 28
 HYPERLINK \l "_Toc17116828" 4.4.3 TX/RX MAC Interface       PAGEREF _Toc17116828 \h 29
 HYPERLINK \l "_Toc17116829" 4.4.4 PAUSE Timer       PAGEREF _Toc17116829 \h 29
 HYPERLINK \l "_Toc17116830" 4.4.5 Slot Timer        PAGEREF _Toc17116830 \h 29
 HYPERLINK \l "_Toc17116831" 4.5 MII Management Module       PAGEREF _Toc17116831 \h 29
 HYPERLINK \l "_Toc17116832" 4.5.1 Operation Controller      PAGEREF _Toc17116832 \h 30
 HYPERLINK \l "_Toc17116833" 4.5.2 Shift Registers Operation         PAGEREF _Toc17116833 \h 32
 HYPERLINK \l "_Toc17116834" 4.5.3 Output Control Module Operation   PAGEREF _Toc17116834 \h 33
 HYPERLINK \l "_Toc17116835" 4.5.4 Clock Generator Operation         PAGEREF _Toc17116835 \h 33
 HYPERLINK \l "_Toc17116836" 5       PAGEREF _Toc17116836 \h 34
 HYPERLINK \l "_Toc17116837" Architecture    PAGEREF _Toc17116837 \h 34
 HYPERLINK \l "_Toc17116838" 5.1 Host Interface      PAGEREF _Toc17116838 \h 36
 HYPERLINK \l "_Toc17116839" 5.2 TX Ethernet MAC     PAGEREF _Toc17116839 \h 36
 HYPERLINK \l "_Toc17116840" 5.3 RX Ethernet MAC     PAGEREF _Toc17116840 \h 36
 HYPERLINK \l "_Toc17116841" 5.4 MAC Control Module  PAGEREF _Toc17116841 \h 36
 HYPERLINK \l "_Toc17116842" 5.4.1 Control Frame Detector    PAGEREF _Toc17116842 \h 37
 HYPERLINK \l "_Toc17116843" 5.4.2 Control Frame Generator   PAGEREF _Toc17116843 \h 37
 HYPERLINK \l "_Toc17116844" 5.4.3 TX/RX Ethernet MAC Interface      PAGEREF _Toc17116844 \h 37
 HYPERLINK \l "_Toc17116845" 5.4.4 PAUSE Timer       PAGEREF _Toc17116845 \h 37
 HYPERLINK \l "_Toc17116846" 5.4.5 Slot Timer        PAGEREF _Toc17116846 \h 37
 HYPERLINK \l "_Toc17116847" 5.5 MII Management Module       PAGEREF _Toc17116847 \h 38
 HYPERLINK \l "_Toc17116848" 5.5.1 Operation Control Module  PAGEREF _Toc17116848 \h 38
 HYPERLINK \l "_Toc17116849" 5.5.2 Output Control Module     PAGEREF _Toc17116849 \h 38
 HYPERLINK \l "_Toc17116850" 5.5.3 Shift Register    PAGEREF _Toc17116850 \h 38
 HYPERLINK \l "_Toc17116851" 5.5.4 Clock Generator   PAGEREF _Toc17116851 \h 38

List of Tables
 TOC \h \z \c "Table"  HYPERLINK \l "_Toc17116880" Table 1: Host Interface Ports         PAGEREF _Toc17116880 \h 4
 HYPERLINK \l "_Toc17116881" Table 2: PHY Interface Ports     PAGEREF _Toc17116881 \h 5
 HYPERLINK \l "_Toc17116882" Table 3: Register List   PAGEREF _Toc17116882 \h 7
 HYPERLINK \l "_Toc17116883" Table 4: MODER Register  PAGEREF _Toc17116883 \h 9
 HYPERLINK \l "_Toc17116884" Table 5: INT_SOURCE Register     PAGEREF _Toc17116884 \h 9
 HYPERLINK \l "_Toc17116885" Table 6: INT_MASK Register       PAGEREF _Toc17116885 \h 10
 HYPERLINK \l "_Toc17116886" Table 7: IPGT Register  PAGEREF _Toc17116886 \h 11
 HYPERLINK \l "_Toc17116887" Table 8: IPGR1 Register         PAGEREF _Toc17116887 \h 11
 HYPERLINK \l "_Toc17116888" Table 9: IPGR2 Register         PAGEREF _Toc17116888 \h 12
 HYPERLINK \l "_Toc17116889" Table 10: PACKETLEN Register    PAGEREF _Toc17116889 \h 12
 HYPERLINK \l "_Toc17116890" Table 11: COLLCONF Register     PAGEREF _Toc17116890 \h 13
 HYPERLINK \l "_Toc17116891" Table 12: TX_BD_NUM Register    PAGEREF _Toc17116891 \h 13
 HYPERLINK \l "_Toc17116892" Table 13: CTRLMODER Register    PAGEREF _Toc17116892 \h 14
 HYPERLINK \l "_Toc17116893" Table 14: MIIMODER Register     PAGEREF _Toc17116893 \h 14
 HYPERLINK \l "_Toc17116894" Table 15: MIICOMMAND Register   PAGEREF _Toc17116894 \h 15
 HYPERLINK \l "_Toc17116895" Table 16: MIIADDRESS Register   PAGEREF _Toc17116895 \h 15
 HYPERLINK \l "_Toc17116896" Table 17: MIITX_DATA Register   PAGEREF _Toc17116896 \h 16
 HYPERLINK \l "_Toc17116897" Table 18: MIIRX_DATA Register   PAGEREF _Toc17116897 \h 16
 HYPERLINK \l "_Toc17116898" Table 19: MIISTATUS Register    PAGEREF _Toc17116898 \h 16
 HYPERLINK \l "_Toc17116899" Table 20: MAC_ADDR0 Register    PAGEREF _Toc17116899 \h 17
 HYPERLINK \l "_Toc17116900" Table 21: MAC_ADDR1 Register    PAGEREF _Toc17116900 \h 17
 HYPERLINK \l "_Toc17116901" Table 22: HASH0 Register        PAGEREF _Toc17116901 \h 18
 HYPERLINK \l "_Toc17116902" Table 23: HASH1 Register        PAGEREF _Toc17116902 \h 18
 HYPERLINK \l "_Toc17116903" Table 24: Tx Buffer Descriptor  PAGEREF _Toc17116903 \h 22
 HYPERLINK \l "_Toc17116904" Table 25: Tx Buffer Pointer     PAGEREF _Toc17116904 \h 22
 HYPERLINK \l "_Toc17116905" Table 26: Rx Buffer Descriptor  PAGEREF _Toc17116905 \h 24
 HYPERLINK \l "_Toc17116906" Table 27: Rx Buffer pointer     PAGEREF _Toc17116906 \h 24

List of Figures
 TOC \h \z \c "Figure"  HYPERLINK \l "_Toc17116907" Figure 1: Tx Buffer Descriptor       PAGEREF _Toc17116907 \h 21
 HYPERLINK \l "_Toc17116908" Figure 2: Rx Buffer Descriptor  PAGEREF _Toc17116908 \h 23
 HYPERLINK \l "_Toc17116909" Figure 3: Structure of the PAUSE control frame  PAGEREF _Toc17116909 \h 28
 HYPERLINK \l "_Toc17116910" Figure 4: Architecture Overview         PAGEREF _Toc17116910 \h 35



Introduction
The Ethernet IP Core consists of five modules:
The MAC (Media Access Control) module, formed by transmit, receive, and control module
The MII (Media Independent Interface) Management module
The Host Interface
The Ethernet IP Core is capable of operating at 10 or 100 Mbps for Ethernet and Fast Ethernet applications. An external PHY is needed for the complete Ethernet solution.

IO Ports
2.1 Ethernet Core IO ports
The Ethernet IP Core uses three types of signals to connect to media: 
WISHBONE signals to connect to the Host Interface.
MII Management signals to connect to the PHY
Reset signals (for resetting different parts of the Ethernet IP Core

2.1.1 Host Interface Ports
The table below contains the common ports connecting the Ethernet IP Core to the Host Interface. The Host Interface is WISHBONE Rev. B compliant. 



All signals listed below are active HIGH, unless otherwise noted. Signal direction is with respect to the Ethernet IP Core. 

PortWidthDirectionDescriptionCLK_I1IClock InputRST_I1IReset InputADDR_I32IAddress InputDATA_I32IData InputDATA_O32OData OutputSEL_I4ISelect Input Array
Indicates which bytes are valid on the data bus. Whenever this signal is not 1111b during a valid access, the ERR_O is asserted.WE_I1IWrite Input
Indicates a Write Cycle when asserted high or a Read Cycle when asserted low. STB_I1IStrobe Input
Indicates the beginning of a valid transfer cycle.CYC_I1ICycle Input
Indicates that a valid bus cycle is in progress.ACK_O1OAcknowledgment Output
Indicates a normal Cycle termination.ERR_O1OError Acknowledgment Output
Indicates an abnormal cycle termination.INTA_O1OInterrupt Output A. M_ADDR_O32OAddress OutputM_DATA_I32IData InputM_DATA_O32OData OutputM_SEL_O4ISelect Output Array
Indicates which bytes are valid on the data bus. Whenever this signal is not 1111b during a valid access, the ERR_I is asserted.M_WE_O1OWrite Output
Indicates a Write Cycle when asserted high or a Read Cycle when asserted low. M_STB_O1OStrobe Output
Indicates the beginning of a valid transfer cycle.M_CYC_O1OCycle Output
Indicates that a valid bus cycle is in progress.M_ACK_I1IAcknowledgment Input
Indicates a normal cycle termination.M_ERR_I1IError Acknowledgment Input
Indicates an abnormal cycle termination.Table  SEQ Table \* ARABIC 1: Host Interface Ports

2.1.2 PHY Interface ports
The table below contains the ports connecting the Ethernet IP Core to the PHY Interface. All signals listed below are active HIGH, unless otherwise noted. Signal direction is with respect to the Ethernet IP Core. 

PortWidthDirectionDescriptionMTxClk1ITransmit Nibble or Symbol Clock. The PHY provides the MTxClk signal. It operates at a frequency of 25 MHz (100 Mbps) or 2.5 MHz (10 Mbps). The clock is used as a timing reference for the transfer of MTxD[3:0], MtxEn, and MTxErr. MTxD[3:0]4OTransmit Data Nibble. Signals are the transmit data nibbles. They are synchronized to the rising edge of MTxClk. When MTxEn is asserted, PHY accepts the MTxD. MTxEn1OTransmit Enable. When asserted, this signal indicates to the PHY that the data MTxD[3:0] is valid and the transmission can start. The transmission starts with the first nibble of the preamble. The signal remains asserted until all nibbles to be transmitted are presented to the PHY. It is deasserted prior to the first MTxClk, following the final nibble of a frame. MTxErr1OTransmit Coding Error. When asserted for one MTxClk clock period while MTxEn is also asserted, this signal causes the PHY to transmit one or more symbols that are not part of the valid data or delimiter set somewhere in the frame being transmitted to indicate that there has been a transmit coding error. MRxClk1IReceive Nibble or Symbol Clock. The PHY provides the MRxClk signal. It operates at a frequency of 25 MHz (100 Mbps) or 2.5 MHz (10 Mbps). The clock is used as a timing reference for the reception of MRxD[3:0], MRxDV, and MRxErr. MRxDV1IReceive Data Valid. The PHY asserts this signal to indicate to the Rx MAC that it is presenting the valid nibbles on the MRxD[3:0] signals. The signal is asserted synchronously to the MRxClk. MRxDV is asserted from the first recovered nibble of the frame to the final recovered nibble. It is then deasserted prior to the first MRxClk that follows the final nibble. MRxD
[3:0]4IReceive Data Nibble. These signals are the receive data nibble. They are synchronized to the rising edge of MRxClk. When MRxDV is asserted, the PHY sends a data nibble to the Rx MAC. For a correctly interpreted frame, seven bytes of a preamble and a completely formed SFD must be passed across the interface. MRxErr1IReceive Error. The PHY asserts this signal to indicate to the Rx MAC that a media error was detected during the transmission of the current frame. MRxErr is synchronous to the MRxClk and is asserted for one or more MRxClk clock periods and then deasserted. MColl1ICollision Detected. The PHY asynchronously asserts the collision signal MColl after the collision has been detected on the media. When deasserted, no collision is detected on the media.MCrS1ICarrier Sense. The PHY asynchronously asserts the carrier sense MCrS signal after the medium is detected in a non-idle state. When deasserted, this signal indicates that the media is in an idle state (and the transmission can start).MDC1OManagement Data Clock. This is a clock for the MDIO serial data channel. MDIO1I/OManagement Data Input/Output. Bi-directional serial data channel for PHY/STA communication. Table  SEQ Table \* ARABIC 2: PHY Interface Ports

2.1.3 Reset Signals
You may reset the MAC sub-modules using one or more separate signals. To reset the PHY, assert its RESET signal either through the boars system control register or by writing an appropriate bit in the PHY register.

Registers
This section describes all base, control, and status registers inside the Ethernet IP Core. The Address field indicates a relative address in hexadecimal. Width specifies the number of bits in the register, and Access specifies the valid access types to that register. RW stands for read and write access, RO for read-only access. A C appended to RW or RO indicates that some or all of the bits are cleared after a read. 

NameAddressWidthAccessDescriptionMODER0x0032RWMode RegisterINT_SOURCE0x0432RWInterrupt Source RegisterINT_MASK0x0832RWInterrupt Mask RegisterIPGT0x0C32RWBack to Back Inter Packet Gap RegisterIPGR10x1032RWNon Back to Back Inter Packet Gap Register 1IPGR20x1432RWNon Back to Back Inter Packet Gap Register 2PACKETLEN0x1832RWPacket Length (minimum and maximum) RegisterCOLLCONF0x1C32RWCollision and Retry ConfigurationRX_BD_NUM0x208RWReceive Buffer Descriptor NumberCTRLMODER0x2432RWControl Module Mode RegisterMIIMODER0x2832RWMII Mode RegisterMIICOMMAND0x2C32RWMII Commend RegisterMIIADDRESS0x3032RWMII Address Register
Contains the PHY address and the register within the PHY addressMIITX_DATA0x3432RWMII Transmit Data
The data to be transmitted to the PHYMIIRX_DATA0x3832RWMII Receive Data
The data received from the PHYMIISTATUS0x3C32RWMII Status RegisterMAC_ADDR00x4032RWMAC Individual Address0
The LSB four bytes of the individual address are written to this register.MAC_ADDR10x4432RWMAC Individual Address1
The MSB two bytes of the individual address are written to this register.ETH_HASH0_ADR0x4832RWHASH0 RegisterETH_HASH1_ADR0x4C32RWHASH1 RegisterTable  SEQ Table \* ARABIC 3: Register List

3.1 MODER (Mode Register)
Bit #AccessDescription31-17Reserved16RWRECSMALL  Receive Small Packets
0 = Packets smaller than MINFL are ignored.
1 = Packets smaller than MINFL are accepted.15RWPAD  Padding enabled
0 = Do not add pads to short frames. 
1 = Add pads to short frames (until the minimum frame length is equal to MINFL). 14RWHUGEN  Huge Packets Enable
0 = The maximum frame length is MAXFL. All additional bytes are discarded. 
1 = Frames up 64 KB are transmitted. 13RWCRCEN  CRC Enable
0 = Tx MAC does not append the CRC (passed frames already contain the CRC.
1 = Tx MAC appends the CRC to every frame.12RWDLYCRCEN  Delayed CRC Enabled
0 = Normal operation (CRC calculation starts immediately after the SFD).
1 = CRC calculation starts 4 bytes after the SFD.11RWRST  Reset MAC
0 = Normal operation.
1 = MAC is reset.10RWFULLD  Full Duplex
0 = Half duplex mode. 
1 = Full duplex mode. 9RWEXDFREN  Excess Defer Enabled 
0 = When the excessive deferral limit is reached, a packet is aborted.
1 = MAC waits for the carrier indefinitely.8RWNOBCKOF  No Backoff
0 = Normal operation (a binary exponential backoff algorithm is used).
1 = Tx MAC starts retransmitting immediately after the collision. 7RWLOOPBCK  Loop Back
0 = Normal operation. 
1 = TX is looped back to the RX. 6RWIFG  Interframe Gap for Incoming frames
0 = Normal operation (minimum IFG is required for a frame to be accepted).
1 = All frames are accepted regardless to the IFG.5RWPRO  Promiscuous
0 = Check the destination address of the incoming frames.
1 = Receive the frame regardless of its address.4RWIAM  Individual Address Mode
0 = Normal operation (physical address is checked when the frame is received.
1 = The individual hash table is used to check all individual addresses received.3RWBRO  Broadcast Address
0 = Receive all frames containing the broadcast address.
1 = Reject all frames containing the broadcast address unless the PRO bit = 1.2RWNOPRE  No Preamble
0 = Normal operation (7-byte preamble).
1 = No preamble is sent.1RWTXEN  Transmit Enable
0 = Transmit is disabled.
1 = Transmit is enabled.0RWRXEN  Receive Enable
0 = Receive is disabled.
1 = Receive is enabled.Table  SEQ Table \* ARABIC 4: MODER Register
Reset Value:
        MODER: 0000A800h

3.2 INT_SOURCE (Interrupt Source Register)
Bit #AccessDescription31-7Reserved6RWRXC  Receive Control Frame 
This bit indicates that the control frame was received. It is cleared by writing 1 to it.5RWTXC  Transmit Control Frame 
This bit indicates that a control frame was transmitted. It is cleared by writing 1 to it.4RWBUSY  Busy 
This bit indicates that a buffer was received and discarded due to a lack of buffers. It is cleared by writing 1 to it.3RWRXE - Receive Error
This bit indicates that an error occurred while receiving data. It is cleared by writing 1 to it.2RWRXB - Receive Frame
This bit indicates that a frame was received. It is cleared by writing 1 to it.1RWTXE - Transmit Error
This bit indicates that a buffer was not transmitted due to a transmit error.  It is cleared by writing 1 to it.0RWTXB  Transmit Buffer
This bit indicates that a buffer has been transmitted. It is cleared by writing 1 to it.Table  SEQ Table \* ARABIC 5: INT_SOURCE Register
Reset Value:
 INT_SOURCE: 00000000h

3.3 INT_MASK (Interrupt Mask Register)
Bit #AccessDescription31-7Reserved6RWRXC_M  Receive Control Frame Mask
0 = Event masked
1 = Event causes an interrupt5RWTXC_M  Transmit Control Frame Mask
0 = Event masked
1 = Event causes an interrupt4RWBUSY_M  Busy Mask
0 = Event masked
1 = Event causes an interrupt3RWRXE_M  Receive Error Mask
0 = Event masked
1 = Event causes an interrupt2RWRXF_M  Receive Frame Mask
0 = Event masked
1 = Event causes an interrupt1RWTXE_M  Transmit Error Mask
0 = Event masked
1 = Event causes an interrupt0RWTXB_M  Transmit Buffer Mask
0 = Event masked
1 = Event causes an interruptTable  SEQ Table \* ARABIC 6: INT_MASK Register
Reset Value:
    INT_MASK: 00000000h

3.4 IPGT (Back to Back Inter Packet Gap Register)
Bit #AccessDescription31-7Reserved6-0RWIPGT  Back to Back Inter Packet Gap
Full Duplex: The recommended value is 0x15, which equals 0.96 (s IPG (100 Mbps) or 9.6 (s (10 Mbps). The desired period in nibble times minus 6 should be written to the register.
Half Duplex: The recommended value and default is 0x12, which equals 0.96 (s IPG (100 Mbps) or 9.6 (s (10 Mbps). The desired period in nibble times minus 3 should be written to the register.Table  SEQ Table \* ARABIC 7: IPGT Register
Reset Value:
    IPGT: 00000012h

3.5 IPGR1 (Non Back to Back Inter Packet Gap Register 1)
Bit #AccessDescription31-7Reserved6-0RWIPGR1  Non Back to Back Inter Packet Gap 1
When a carrier sense appears within the IPGR1 window, Tx MAC defers and the IPGR counter is reset.
When a carrier sense appears later than the IPGR1 window, the IPGR counter continues counting. The recommended and default value for this register is 0xC. It must be within the range [0,IPGR2].Table  SEQ Table \* ARABIC 8: IPGR1 Register
Reset Value:
      IPGR1: 0000000Ch

3.6 IPGR2 (Non Back to Back Inter Packet Gap Register 2)
Bit #AccessDescription31-7Reserved6-0RWIPGR2  Non Back to Back Inter Packet Gap 2
The recommended and default value is 0x12, which equals to 0.96 (s IPG (100 Mbit/s) or 9.6 (s (10 Mbit/s).Table  SEQ Table \* ARABIC 9: IPGR2 Register
Reset Value:
       IPGR2: 00000012h

3.7 PACKETLEN (Packet Length Register)
Bit #AccessDescription31-16RWMINFL  Minimum Frame Length
The minimum Ethernet packet is 64 bytes long. If a reception of smaller frames is needed, assert the RECSMALL bit (in the mode register MODER) or change the value of this register. 
To transmit small packets, assert the PAD bit or the MINFL value (see the PAD bit description in the MODER register). 15-0RWMAXFL  Maximum Frame Length
The maximum Ethernet packet is 1518 bytes long. To support this and to leave some additional space for the tags, a default maximum packet length equals 1536 bytes (0x0600). If there is a need to support bigger packets, you can assert the HUGEN bit or increase the value of the MAXFL field (see the HUGEN bit description in the MODER).Table  SEQ Table \* ARABIC 10: PACKETLEN Register
Reset Value:
  PACKETLEN: 00400600h

3.8 COLLCONF (Collision and Retry Configuration Register)
Bit #AccessDescription31-20Reserved19-16RWMAXRET  Maximum Retry
This field specifies the maximum number of consequential retransmission attempts after the collision is detected. When the maximum number has been reached, the Tx MAC reports an error and stops transmitting the current packet. According to the Ethernet standard, the MAXRET default value is set to 0xf (15).15-6Reserved5-0RWCOLLVALID  Collision Valid
This field specifies a collision time window. A collision that occurs later than the time window is reported as a Late Collisions and transmission of the current packet is aborted. The default value equals 0x3f (by default, a late collision is every collision that occurs 64 bytes (63 + 1) from the preamble). Table  SEQ Table \* ARABIC 11: COLLCONF Register
Reset Value:
  COLLCONF: 000F003fh

3.9 TX_BD_NUM (Transmit BD Number Reg.)
Bit #AccessDescription31:8Reserved7:0RWTransmit Buffer Descriptor (Tx BD) Number
Number of the Tx BD. Number of the Rx BD equals to the (0x80  Tx BD number).Table  SEQ Table \* ARABIC 12: TX_BD_NUM Register
Reset Value:
       TX_BD_NUM: 00000040h

3.10 CTRLMODER (Control Module Mode Register)
Bit #AccessDescription31-3Reserved2RWTXFLOW  Transmit Flow Control
0 = PAUSE control frames are blocked.
1 = PAUSE control frames are allowed to be sent.1RWRXFLOW  Receive Flow Control
0 = Received PAUSE control frames are ignored.
1 = The transmit function (Tx MAC) is blocked when a PAUSE control frame is received.0RWPASSALL  Pass All Receive Frames
0 = Control frames are not passed to the host. The MAC Control module is enabled.
1 = All received frames are passed to the host. The MAC Control module is disabled.Table  SEQ Table \* ARABIC 13: CTRLMODER Register
Reset Value:
     CTRLMODER: 00000000h

3.11 MIIMODER (MII Mode Register) 
Bit #AccessDescription31-11Reserved10RWMIIMRST  Reset of the MIIM module9RWReserved8RWMIINOPRE  No Preamble
0 = 32-bit preamble sent
1 = No preamble send7-0RWCLKDIV  Clock Divider
The field is a host clock divider factor. The host clock can be divided by an even number, greater then 1. The default value is 0x64 (100).Table  SEQ Table \* ARABIC 14: MIIMODER Register
Reset Value:
    MIIMODER: 00000064h

3.12 MIICOMMAND (MII Command Register)
Bit #AccessDescription31-3Reserved2RWWCTRLDATA  Write Control Data1RWRSTAT  Read Status0RWSCANSTAT  Scan StatusTable  SEQ Table \* ARABIC 15: MIICOMMAND Register
Reset Value:
   MIICOMMAND: 00000000h

3.13 MIIADDRESS (MII Address Register)
Bit #AccessDescription31-13Reserved12-8RWRGAD  Register Address (within the PHY selected by the FIAD[4:0])7-5Reserved4-0RWFIAD  PHY AddressTable  SEQ Table \* ARABIC 16: MIIADDRESS Register
Reset Value:
      MIIADDRESS: 00000000h

3.14 MIITX_DATA (MII Transmit Data)
Bit #AccessDescription31-16Reserved15-0RWCTRLDATA  Control Data (data to be written to the PHY)Table  SEQ Table \* ARABIC 17: MIITX_DATA Register
Reset Value:
      MIITX_DATA: 00000000h

3.15 MIIRX_DATA (MII Receive Data)
Bit #AccessDescription31-16Reserved15-0RWPRSD  Received Data (data read from the PHY)Table  SEQ Table \* ARABIC 18: MIIRX_DATA Register
Reset Value:
 MIIRX_DATA: 00000000h

3.16 MIISTATUS (MII Status Register)
Bit #AccessDescription31-3Reserved2RNVALID  Invalid
0 = The data in the MSTATUS register is valid.
1 = The data in the MSTATUS register is invalid.
This bit is only valid when the scan status operation is active.1RBUSY
0 = The MII is ready.
1 = The MII is busy (operation in progress).0RLINKFAIL:
0 = The link is OK.
1 = The link failed.
The Link fail condition occurred (now the link might be OK). Another status read gets a new status.Table  SEQ Table \* ARABIC 19: MIISTATUS Register
Reset Value:
        MIISTATUS: 00000000h

3.17 MAC_ADDR0 (MAC Address Register 0)
Bit #AccessDescription31-24RWByte 2 of the Ethernet MAC address (individual address)23-16RWByte 3 of the Ethernet MAC address (individual address)15-8RWByte 4 of the Ethernet MAC address (individual address)7-0RWByte 5 of the Ethernet MAC address (individual address)Table  SEQ Table \* ARABIC 20: MAC_ADDR0 Register
Reset Value:
 MAC_ADDR0: 00000000h

Note: When an address is transmitted, byte 0 is sent first and byte 5 last.

3.18 MAC_ADDR1 (MAC Address Register 1)
Bit #AccessDescription31-16Reserved15-8RWByte 0 of the Ethernet MAC address (individual address)7-0RWByte 1 of the Ethernet MAC address (individual address)Table  SEQ Table \* ARABIC 21: MAC_ADDR1 Register
Reset Value:
       MAC_ADDR1: 00000000h

Note: When an address is transmitted, byte 0 is sent first and byte 5 last.

3.19 HASH0 (HASH Register 0)
Bit #AccessDescription31-0RWHash0 valueTable  SEQ Table \* ARABIC 22: HASH0 Register
Reset Value: 
  HASH0: 00000000h

3.20 HASH1 (HASH Register 1)
Bit #AccessDescription31-0RWHash1 valueTable  SEQ Table \* ARABIC 23: HASH1 Register
Reset Value:
    HASH1: 00000000h


Operation
This section describes the Ethernet IP Core operation. 
The core consists of five modules: 
The host interface connects the Ethernet Core to the rest of the system via the WISHBONE (using DMA transfers). Registers are also part of the host interface. 
The TX Ethernet MAC performs transmit functions.
The RX Ethernet MAC performs receive functions.
The MAC Control Module performs full duplex flow control functions.
The MII Management Module performs PHY control and gathers the status information from it.
All modules combined deliver full-function 10/100 Mbps Media Access Control. The Ethernet IP Core can operate in half- or full-duplex mode and is based on the CSMA/CD (Carrier Sense Multiple Access / Collision Detection) protocol.. 
When a station wants to transmit in half-duplex mode, it must observe the activity on the media (Carrier Sense). As soon as the media is idle (no transmission), any station can start transmitting (Multiple Access). If two or more stations are transmitting at the same time, a collision on the media is detected. All stations stop transmitting and back off for some random time. After the back-off time, the station checks the activity on the media again. If the media is idle, it starts transmitting. All other stations wait for the current transmission to end. 
In full-duplex mode, the Carrier Sense and the Collision Detect signals are ignored. The MAC Control module takes care of sending and receiving the PAUSE control frame to achieve Flow control (see the TXFLOW and RXFLOW bit description in the CTRLMODER register for more information). 
The MII Management module provides a media independent interface (MII) to the external PHY. This way, the configuration and status registers of the PHY can be read from/written to. 

4.1 Host Interface Operation
The host interface connects the Ethernet IP Core to the rest of the system (RISC, memory) via the WISHBONE bus. The WISHBONE serves to access the configuration registers and the memory. Currently, only DMA transfers are supported for transferring the data from/to the memory. 

4.1.1 Configuration Registers
The function of the configuration registers is transparent and can be easily understood by reading the Registers section (Chapter  REF _Ref4387033 \r \h 3). 

4.1.2 Buffer Descriptors (BD)
The transmission and the reception processes are based on the descriptors. The Transmit Descriptors (TxD) are used for transmission while the Receive Descriptors (RxD) are used for reception. 
The buffer descriptors are 64 bits long. The first 32 bits are reserved for length and status while the last 32 bits contain the pointer to the associated buffer (where data is stored). The Ethernet MAC core has an internal RAM that can store up to 128 BDs (for both Rx and Tx).
The internal memory saves all descriptors at addresses from 0x400 to 0x800 (128 64bit descriptors). The transmit descriptors are located between the start address (0x400) and the address that equals the value written in the TX_BD_NUM register (page  PAGEREF _Ref532008757 \h 13) multiplied by 8. This register holds the number of the used Tx buffer descriptors. The receive descriptors are located between the start address (0x400), plus the address number written in the TX_BD_NUM multiplied by 8, and the descriptor end address (0x800). 
The transmit and receive status of the packet is written to the associated buffer descriptor once its transmission/reception is finished. 

4.1.2.1 Tx Buffer Descriptors
The transmit descriptors contain information about associated buffers (length, status). When the internal DMA is selected, they also contain pointers to the buffers holding the relevant data.

ADDR = Offset + 0
31302928272625242322212019181716LEN1514131211109876543210RDIRQWRPADCRCReservedURRTRY[3:0]RLLCDFCS
ADDR = Offset + 4
31302928272625242322212019181716TXPNT1514131211109876543210TXPNTFigure  SEQ Figure \* ARABIC 1: Tx Buffer Descriptor

Bit #AccessDescription31-16RWLEN  Length
Number of bytes associated with the BD to be transmitted. 15RWRD  Tx BD Ready
0 = The buffer associated with this buffer descriptor is not ready, and you are free to manipulate it. After the data from the associated buffer has been transmitted or after an error condition occurred, this bit is cleared to 0. 
1 = The data buffer is ready for transmission or is currently being transmitted. You are not allowed to manipulate this descriptor once this bit is set. 14RWIRQ  Interrupt Request Enable
0 = No interrupt is generated after the transmission. 
1 = When data associated with this buffer descriptor is sent, a TXB or TXE interrupt will be asserted (see  REF _Ref532014672 \h  \* MERGEFORMAT 3.2 INT_SOURCE (Interrupt Source Register) for more details). 13RWWR  Wrap
0 = This buffer descriptor is not the last descriptor in the buffer descriptor table. 
1 = This buffer descriptor is the last descriptor in the buffer descriptor table. After this buffer descriptor was used, the first buffer descriptor in the table will be used again. 12RWPAD  Pad Enable
0 = No pads will be add at the end of short packets. 
1 = Pads will be added to the end of short packets. 11RWCRC  CRC Enable
0 = CRC wont be added at the end of the packet.
1 = CRC will be added at the end of the packet.10:9Reserved8RWUR  Underrun 
Underrun occurred while sending this buffer.7:4RWRTRY  Retry Count 
This bit indicates the number of retries before the frame was successfully sent. 3RWRL  Retransmission Limit 
This bit is set when the transmitter fails. (Retry Limit + 1) attempts to successfully transmit a message due to repeated collisions on the medium. The Retry Limit is set in the COLLCONF register on page  PAGEREF _Ref1709320 \h 13. 2RWLC  Late Collision
Late collision occurred while sending this buffer. The transmission is stopped and this bit is written. Late collision is defined in the COLLCONF register on page  PAGEREF _Ref1709320 \h 13.1RWDF  Defer Indication
The frame was deferred before being sent successfully, i.e. the transmitter had to wait for Carrier Sense before sending because the line was busy. This is not a collision indication. Collisions are indicated in RTRY. 0RWCS  Carrier Sense Lost
This bit is set when Carrier Sense is lost during a frame transmission. The Ethernet controller writes CS after it finishes sending the buffer.Table  SEQ Table \* ARABIC 24: Tx Buffer Descriptor

Bit #AccessDescription31-0RWTXPNT  Transmit Pointer
This is the buffer pointer when the associated frame is stored. Table  SEQ Table \* ARABIC 25: Tx Buffer Pointer

4.1.2.2 Rx Buffer Descriptors
The receive BDs contain information about the received frames (length, status). When the internal DMA is selected, they also contain pointers to the buffers holding the relevant data.

ADDR = Offset + 0
31302928272625242322212019181716LEN1514131211109876543210EIRQWRReservedMORISDNTLSFCRCLC
ADDR = Offset + 4
31302928272625242322212019181716RXPNT1514131211109876543210RXPNTFigure  SEQ Figure \* ARABIC 2: Rx Buffer Descriptor

Bit #AccessDescription31-16RWLEN  Number of the received bytes associated with this BD. 15RWE  Empty
0 = The data buffer associated with this buffer descriptor has been filled with data or has stopped because an error occurred. The core can read or write this BD. As long as this bit is zero, this buffer descriptor wont be used. 
1 = The data buffer is empty (and ready for receiving data) or currently receiving data. 14RWIRQ  Interrupt Request Enable
0 = No interrupt is generated after the reception. 
1 = When data is received (or error occurs), an RXF interrupt will be asserted (See  REF _Ref532014672 \h  \* MERGEFORMAT 3.2 INT_SOURCE (Interrupt Source Register) for more details).13RWWRAP
0 = This buffer descriptor is not the last descriptor in the buffer descriptor table. 
1 = This buffer descriptor is the last descriptor in the buffer descriptor table. After this buffer descriptor is used, the first Rx buffer descriptor in the table will be used again. 12:8Reserved.7RWM  Miss
0 = The frame is received because of an address recognition hit.
1 = The frame is received because of promiscuous mode.
The Ethernet controller sets M for frames that are accepted in promiscuous mode but are tagged as a miss by internal address recognition. Thus, in promiscuous mode, M determines whether a frame is destined for this station.6RWOR  Overrun
This bit is set when a receiver overrun occurs during frame reception.5RWIS  Invalid Symbol
This bit is set when the reception of an invalid symbol is detected by the PHY.4RWDN  Dribble Nibble
This bit is set when a received frame cannot de divided by 8 (one extra nibble has been received).3RWTL  Too Long
This bit is set when a received frame is too long (bigger than the value set in the PACKETLEN register (page  PAGEREF _Ref1714173 \h 12). 2RWSF  Short Frame
This bit is set when a frame that is smaller than the minimum length is received (minimum length is set in the PACKETLEN register (page  PAGEREF _Ref1714173 \h 12)).1RWCRC  Rx CRC Error
This bit is set when a received frame contains a CRC error.0RWLC  Late Collision
This bit is set when a late collision occurred while receiving a frame.Table  SEQ Table \* ARABIC 26: Rx Buffer Descriptor

Bit #AccessDescription31-0RWRXPNT  Receive Pointer
This is the pointer to the buffer storing the associated frame. Table  SEQ Table \* ARABIC 27: Rx Buffer pointer

4.1.3 Frame Transmission
To transmit the first frame, the RISC must do several things, namely:
Store the frame to the memory. 
Associate the Tx BD in the Ethernet MAC core with the packet written to the memory (length, pad, crc, etc.). See section  REF _Ref1717891 \h  \* MERGEFORMAT 4.1.2 Buffer Descriptors (BD) for more information.
Enable the TX part of the Ethernet Core by setting the TXEN bit to 1. 
As soon as the Ethernet IP Core is enabled, it continuously reads the first BD. Immediately when the descriptor is marked as ready, the core reads the pointer to the memory storing the associated data and starts then reading data to the internal FIFO. At the moment the FIFO is full, transmission begins. 
At the end of the transmission, the transmit status is written to the buffer descriptor and an interrupt might be generated (when enabled). Next, two events might occur (according to the WR bit (wrap) in the descriptor):
If the WR bit has not been set, the BD address is incremented, the next descriptor is loaded, and the process starts all over again (if next BD is marked as ready). 
If the WR bit has been set, the first BD address (base) is loaded again. As soon as the BD is marked as ready, transmission will start.


4.1.4 Frame Reception
To receive the first frame, the RISC must do several things, namely:
Set the receive buffer descriptor to be associated with the received packet and mark it as empty.
Enable the Ethernet receive function by setting the RECEN bit to 1. 
The Ethernet IP Core reads the Rx BD. If it is marked as empty, it starts receiving frames. The Ethernet receive function receives an incoming frame nibble per nibble. After the whole frame has been received and stored to the memory, the receive status and the pointer to the memory storing the data are written to the BD. An interrupt might be generated (if enabled). Then the BD address is incremented and the next BD loaded. If the new BD is marked as empty, another frame can be received; otherwise the operation stops.

4.2 TX Ethernet MAC
The TX Ethernet MAC generates 10BASE-T/100BASE-TX transmit MII nibble data streams in response to the byte streams the transmit logic (host) supplies. It performs the required deferral and back-off algorithms, takes care of the inter-packet gap (IPG), computes the checksum (FCS), and monitors the physical media (by monitoring Carrier Sense and collision signals). The TX Ethernet MAC is divided into several modules that provide the following functionality:
Generation of the signals connected to the Ethernet PHY during the transmission process
Generation of the status signals the host uses to track the transmission process
Random time generation used in the back-off process after a collision has been detected
CRC generation and checking
Pad generation
Data nibble generation

4.3 RX Ethernet MAC
The RX Ethernet MAC transmits the data streams to the host in response to the 10BASE-T or 100BASE-TX received MII nibbles. The module is divided into several sub-modules providing the following functionality: 
Preamble removal
Data assembly (from input nibble to output byte)
CRC checking for all incoming packets 
Generation of the signal that can be used for address recognition (in the hash table)
Generation of the status signals the host uses to track the reception process 

4.4 MAC Control Module
The MAC Control Module performs a real-time flow control function for the full-duplex operation. The control opcode PAUSE is used for stopping the station transmitting the packets. The receive buffer (FIFO) starts filling up when the upper layer cannot continue accepting the incoming packets. Before an overflow happens, the upper layer sends a PAUSE control frame to the transmitting station. This control frame inhibits the transmission of the data frames for a specified period of time. 
When the MAC Control module receives a PAUSE control frame, it loads the pause timer with the received value into the pause timer value field. The Tx MAC is stopped (paused) from transmitting the data frames for the pause timer value slot times. The pause timer decrements by one each time a slot time passes by. When the pause time number equals zero, the MAC transmitter resumes the transmit operation. 
The MAC Control Module has the following functionality:
Control frame detection 
Control frame generation 
TX/RX MAC Interface 
PAUSE Timer
Slot Timer

4.4.1 Control Frame Detection 
The incoming data packets are passed from the receiver via the MAC Control Module to the upper layers while the control frames are usually dropped. The PASSALL bit in the CTRLMODER register defines whether the control frames are passed or dropped. 
A valid PAUSE control frame has the frame structure described in  REF _Ref4736169 \h Figure 3:

Figure  SEQ Figure \* ARABIC 3: Structure of the PAUSE control frame

The destination address must be a reserved multicast address (01-80-c2-00-00-01) or a destination address equal to the Ethernet IP Core MAC address. The Length/Type field must be equal to 8808 and the opcode to 0001 for a PAUSE control frame. 
When the receive flow control and the MAC Control Module are enabled (RXFLOW asserted and PASSALL deasserted), a PAUSE Timer Value from the PAUSE control frame is passed to the PAUSE timer.

4.4.2 Control Frame Generation
When the host wants to send a PAUSE control frame, it asserts the Transmit Pause Request (TPAUSERQ). When a request is detected, the control module waits for the current transmission to end. It then starts transmitting the PAUSE control frame by asserting the Transmit Packet Start Frame (TxStartFrm) and providing the appropriate control data. Sending CtrlFrm is used to instruct the Transmit function (TX Ethernet MAC) to pad and append the FCS. The transmit Pause Frame End (TxEndFrm) is asserted at the end to inform the host that a Pause request was sent. 
Asserting the TXFLOW bit in the MODER register enables the transmission of the PAUSE control frame.  
The TPAUSERQ signal (request) is latched in the MAC Control Generator and reset after the PAUSE control frame has been transmitted. This prevents issuing a new PAUSE request until the current request is sent. The Transmit Pause Timer Value TPAUSETV[15:0] is set prior to the transmit pause request. The TPAUSETV contains the value to be sent as a Pause Timer Value in the pause control frame ( REF _Ref4736169 \h Figure 3).

4.4.3 TX/RX MAC Interface
The MAC Control Module is connected between the host and the Tx and Rx modules. When enabled, the its logic takes over the control of the following signals: TxData[7:0], TxStartFrm, TxEndFrm, TxUsedData, TxDone, and TxAbort. These signals are connected directly between the host and the MAC transmit and receive functions when data frames (not control frames) are transmitted or received. 
On the other hand, when a host wants to send a PAUSE control frame, it asserts a TPauseRQ request signal . It is then up to the MAC Control Module to initiate the transmission. In this case, the above signals are not connected to the host any more. The MAC Control Module drives the appropriate control data signals and instructs the Tx module to transmit. 
When a PAUSE control frame is received, the frame can be dropped or passed to the host, depending on the state of the PASSALL signal. Again TxData[7:0], TxStartFrm, TxEndFrm, TxUsedData, TxDone, and TxAbort are not connected directly.

4.4.4 PAUSE Timer
The 16bit PAUSE timer is loaded with a pause timer value when a PAUSE control frame is received. The timer inhibits the data frame transmissions for the timer value time slots. This is done by:     
Preventing the Tx MAC module from seeing the signal TxStartFrm from the host
Preventing the host from seeing the signal TxUsedData from the Tx module
The timer decrements by one each time a time slot passes by. A Slot Timer is used for counting the slot time.  

4.4.5 Slot Timer
The Slot Timer is activated when a PAUSE Timer is preloaded. It counts slot times and generates pulses to the PAUSE Timer for every slot time passed. 

4.5 MII Management Module
The MII Management Module is a simple two-wire interface between the host and an external PHY device. It is used for configuration and status read of the physical device. The physical interface consists of a management data line MDIO (Management Data Input/Output) and a clock line MDC (Management Data Clock). During the read/write operation, the most significant bit is shifted in/out first from/to the MDIO data signal. On each rising edge of the MDC, a Shift register is shifted to the left and a new value appears on the MDIO. 
Internally the interface consists of four signals: 
MDC
MDI
MDO
MDOEN (Management Data Output Enable)
The unidirectional lines MDI, MDO, and MDOEN are combined to make a bi-directional signal MDIO that is connected to the PHY. 
The configuration and status data is written/read to/from the PHY via the MDIO signal. 
The MDC is a low frequency clock derived from dividing the host clock. 
Three commands are supported for controlling the PHY:
Write Control Data (writes the control data to the PHY Configuration registers)
Read Status (reads the PHY Control and Status register)
Scan Status (continuously reads the PHY Status register of one or more PHYs [link fail status]).
The MII Management Module consists of four sub modules:
Operation Controller
Shift Registers
Output Control Module
Clock Generator 

4.5.1 Operation Controller
The Operation Controllers task is to perform all supported commands: Write Control Data, Read Status, and Scan Status. 

4.5.1.1 Write Control Data
A host initiates a write operation by asserting the WCTRLDATA signal. This signal also indicates that the host data CTLD[15:0], the PHY address FIAD[4:0], and the PHY register address RGAD[4:0] are valid. As soon as the host asserts the WCTRLDATA signal, the MIIM module asserts the BUSY signal to inform the host that the write operation is in process. MDOEN is asserted to enable the output line MDO (MDIO) to the PHY. The MIIM module then clocks out the MIIM frame to the PHY on each rising edge of the MDC. The MIIM frame write format conforms to the IEEE 803.2u Specification:
32-bit long preamble (all ones) if the MIINOPRE bit is not asserted
2-bit long Start of frame pattern ST (zero followed by one)
2-bit Operation definition (zero-one for write or one-zero for read)
5-bit PHY address (FIAD[4:0])
5-bit PHY register address RGAD[4:0]
2-bit turnaround field TA (one-zero)
16-bit data
At the end of the write operation, the BUSY signal is deasserted.

4.5.1.2 Read Status
A host initiates a write operation by asserting the RSTAT signal. This signal also indicates that the PHY address FIAD[4:0] and the PHY register address RGAD[4:0] are valid. As soon as the host asserts the RSTAT signal, the MIIM module asserts the BUSY signal to inform the host that the read operation is in process. MDOEN is asserted to enable the output line MDO (MDIO) to the PHY. The MIIM module then clocks out the MIIM frame to the PHY on each rising edge of the MDC and afterwards clocks in the requested data (status). The MIIM read frame format conforms to the IEEE 803.2u Specification:
32-bit long preamble (all ones) if the MIINOPRE bit is not asserted
2-bit long Start of frame pattern ST (zero followed by one)
2-bit Operation definition (zero-one for write or one-zero for read)
5-bit PHY address (FIAD[4:0])
5-bit PHY register address RGAD[4:0]
2-bit turnaround field TA (one-bit period in which the PHY stays in the high-Z state followed by a one-bit period during which the PHY drives a zero on the MDO)
MIIM deasserts the MDOEN signal that enables the MDI (MDIO works as an input) 
PHY sends the data (status) back to the MIIM Module on the data lines PRSD[15:0]
At the end of the read operation, the MIIM deasserts the BUSY signal to indicate to the host that valid data is on the PRSD[15:0] lines. 

4.5.1.3 Scan Status
A host initiates the Scan Status Operation by asserting the SCANSTAT signal. The MIIM performs a continuous read operation of the PHY Status register. The PHY is selected by the FIAD[4:0] signals. The link status LinkFail signal is asserted/deasserted by the MIIM module and reflects the link status bit of the PHY Status register. The signal NVALID is used for qualifying the validity of the LinkFail signals and the status data PRSD[15:0]. These signals are invalid until the first scan status operation ends. 
During the scan status operation, the BUSY signal is asserted until the last read is performed (the scan status operation is stopped). 

4.5.2 Shift Registers Operation
There are two shift registers in the MII Management Module. The Data Shift register is used for:
Shifting out the data to the PHY during the Write Data Control operation
Shifting in the data during the Read Status operation 
Shifting out the FIAD[4:0] and RGAD[4:0] addresses during all operations
The Status Shift register contains the data latched during the last Read Status Operation. Two additional status signals (LinkFail Status and Status Invalid NVALID) are latched separately from the Status Shift register. 
When a Scan Operation is requested, the state of the PRSD[15:0] and a MIILF is constantly updated from the selected PHY register. NVALID is used to qualify the validity of the PRSD[15:0] and MIILS signals. These signals are invalid until the first Scan Status Operation ends.

4.5.3 Output Control Module Operation
The Output Control Module combines the MDI, MDO, and MDOEN signals into a bi-directional MDIO signal that is connected to the external MII PHY. During the Write Control Data Operation, the MDIO operates as an output from the MIIM module. The signal is used for transferring data from the MIIM Module to the PHY. During the Read Status Operation, the MDIO first operates as an output (addressing the PHY and the PHY Internal register) and then as an input to the MIIM Module (reading the status data). In both cases the most significant bit of the data is shifted first. When no operation is performed, the MDIO is tri-stated. 

4.5.4 Clock Generator Operation
The Management Data Clock MDC is a divided host clock. The division factor is set in the MIIMODER register by setting the CLKDIV[7:0] field (MDC depends on the PHY and can be 2.5 MHz or 12.5 MHz.

Architecture
The Ethernet IP Core consists of 5 modules: 
Host Interface and the BD structure
TX Ethernet MAC (transmit function)
RX Ethernet MAC (receive function)
MAC Control Module
MII Management Module
Figure  SEQ Figure \* ARABIC 4: Architecture Overview

5.1 Host Interface
The host interface is connected to the RISC and the memory through the Wishbone. The RISC writes the data for the configuration registers directly while the data frames are written to the memory. Frames are accessed through the DMA. 

5.2 TX Ethernet MAC
The TX Ethernet MAC generates 10BASE-T/100BASE-TX transmit MII nibble data streams in response to the byte streams supplied by the transmit logic (host). It performs the required deferral and back-off algorithms, takes care of the IPG, computes the checksum (FCS) and monitors the physical media (by monitoring Carrier Sense and collision signals). 

5.3 RX Ethernet MAC
The RX Ethernet MAC interprets 10BASE-T/100BASE-TX MII receive data nibble streams and supplies correctly formed packet-byte streams to the host. It searches for the SFD (start frame delimiter) at the beginning of the packet, verifies the FCS, and detects any dribble nibbles or receive code violations.

5.4 MAC Control Module
The function of this module is to implement the full-duplex flow control.
The MAC Control Module consists of three sub-modules that provide the following functionality:
Control frame detection 
Control frame generation 
TX/RX Ethernet MAC Interface 
PAUSE Timer
Slot Timer

5.4.1 Control Frame Detector
The control frame detector checks the incoming frames for the control frames. Control frames can be discarded or passed to the host. When a PAUSE control frame is detected, it can stop the Tx module from transmitting for a certain period of time. 

5.4.2 Control Frame Generator
If the need arises to stop the transmitting station from transmitting (flow control in full-duplex mode), a PAUSE control frame can be sent. 

5.4.3 TX/RX Ethernet MAC Interface
The MAC Control Module is connected between the host interface, the Tx, and the Rx MAC modules. Signals from the host are passed to the Tx MAC in certain occasions and vice versa. 

5.4.4 PAUSE Timer
When a PAUSE control frame is received, the pause timer value is written to the PAUSE timer. This prevents the Tx module from transmitting for a pause timer value period of slot time. 

5.4.5 Slot Timer
The slot timer measures time slots and generate a pulse to the PAUSE timer for every slot time passed by. 

5.5 MII Management Module
The function of the MII Management Module is to control the PHY and to gather information from it (status). 
It consists of four sub modules:
Operation Control Module
Output Control Module
Shift Register
Clock Generator 

5.5.1 Operation Control Module
The function of the Operation Control Module is to perform the following commands:
Write control data 
Read status
Scan status

5.5.2 Output Control Module
The Output Control Module controls the signal appearance on the MDO, MCK, and MDOEN pins.

5.5.3 Shift Register
The shift registers hold the status read from an external PHY.

5.5.4 Clock Generator
The clock generator generates an appropriate output clock MCK according to the input host clock and the clock divider bits (CLKDIV[7:0] in the MIIMODER register). 

 TIME \@ "MMMM d, yyyy" August 14, 2002    Ethernet IP Core Specification





http://www.opencores.org       Rev 1.15         PAGE ii


 HYPERLINK "http://www.opencores.org" http://www.opencores.org        Rev 1.15         PAGE vii 




 HYPERLINK "http://www.opencores.org" http://www.opencores.org    Rev 1.15         PAGE 5 of  SECTIONPAGES38



Length/
Type

8808

Dest. Address or
reserved Multicast  address
01-80-c2-00-00-01

Source Address


xx-xx-xx-xx-xx-xx

Opcode


0001

Pause Timer Value
xxxx

CRC


xxxxxxxx

Reserved


xxxxxxxxxx

6

6

2

2

2

42

4

64 Bytes

 EMBED Visio.Drawing.6  






)+RU_`Pt0
C     z6>









Ethernet IP CoreSpecification


Author: Igor Mohor
IgorM@opencores.org



Rev. 1.15
 DATE \@ "MMMM d, yyyy" \* MERGEFORMAT August 14, 2002














This page has been intentionally left blank.
Revision History
Rev.DateAuthorDescription0.113/03/01Igor MohorFirst Draft0.217/03/01Igor MohorMDC clock divider changed. Instead of the clock select bits CLKS[2:0] the clock divider bits CLKDIV[7:0] are used. 1.021/03/01Igor MohorMII module completed. Revision changed to 1.0 due to cvs demands. 1.116/04/01IMDMA support and buffer descriptors added. 1.224/05/01IMRegisters revised.1.305/06/01IMStatus is written to the status registers. DMA channels 2 and 3 are not used any more. Figures that are implementation specific removed from the document.1.403/07/01IMCOLLCONF register changed bit width. BCKPRESS and BCKPNBEN bit removed from MODER. LOOPBCK added. 1.521/07/01IMSignal RD0_O (Restart Descriptor for channel 0) added. Per packet CRC, BD changed.1.603/12/01IMBD section rewritten. 1.705/12/01IMTX_BD_NUM register used instead of RX_BD_BASE_ADDR register. 1.807/01/02IMMinor typos fixed1.930/01/02IMRST bit in MODER register is 1 after reset, initial collision window changed.1.1018/02/02IMAddress recognition system added. Buffer Descriptors changed. DMA section changed. Ports changed. 1.1102/03/02IMTypos fixed, INT_SOURCE and INT_MASK registers changed. 1.1215/03/02IMTX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description changed. 1.1315/04/02Jeanne WiegelmannDocument revised.1.1414/05/02IMMinor typos fixed.1.1514/08/02IMLINKFAIL and NVALID bit description changed in the MIISTATUS register. TX_BD_NUM changed. External DMA support removed from the document.
List of Contents
 TOC \o "1-3" \h \z  HYPERLINK \l "_Toc17116786" 1  PAGEREF _Toc17116786 \h 1
 HYPERLINK \l "_Toc17116787" Introduction     PAGEREF _Toc17116787 \h 1
 HYPERLINK \l "_Toc17116788" 2        PAGEREF _Toc17116788 \h 2
 HYPERLINK \l "_Toc17116789" IO Ports         PAGEREF _Toc17116789 \h 2
 HYPERLINK \l "_Toc17116790" 2.1 Ethernet Core IO ports       PAGEREF _Toc17116790 \h 2
 HYPERLINK \l "_Toc17116791" 2.1.1 Host Interface Ports       PAGEREF _Toc17116791 \h 2
 HYPERLINK \l "_Toc17116792" 2.1.2 PHY Interface ports        PAGEREF _Toc17116792 \h 4
 HYPERLINK \l "_Toc17116793" 2.1.3 Reset Signals      PAGEREF _Toc17116793 \h 5
 HYPERLINK \l "_Toc17116794" 3        PAGEREF _Toc17116794 \h 6
 HYPERLINK \l "_Toc17116795" Registers        PAGEREF _Toc17116795 \h 6
 HYPERLINK \l "_Toc17116796" 3.1 MODER (Mode Register)        PAGEREF _Toc17116796 \h 7
 HYPERLINK \l "_Toc17116797" 3.2 INT_SOURCE (Interrupt Source Register)       PAGEREF _Toc17116797 \h 9
 HYPERLINK \l "_Toc17116798" 3.3 INT_MASK (Interrupt Mask Register)   PAGEREF _Toc17116798 \h 10
 HYPERLINK \l "_Toc17116799" 3.4 IPGT (Back to Back Inter Packet Gap Register)       PAGEREF _Toc17116799 \h 11
 HYPERLINK \l "_Toc17116800" 3.5 IPGR1 (Non Back to Back Inter Packet Gap Register 1)        PAGEREF _Toc17116800 \h 11
 HYPERLINK \l "_Toc17116801" 3.6 IPGR2 (Non Back to Back Inter Packet Gap Register 2)        PAGEREF _Toc17116801 \h 12
 HYPERLINK \l "_Toc17116802" 3.7 PACKETLEN (Packet Length Register)  PAGEREF _Toc17116802 \h 12
 HYPERLINK \l "_Toc17116803" 3.8 COLLCONF (Collision and Retry Configuration Register)       PAGEREF _Toc17116803 \h 13
 HYPERLINK \l "_Toc17116804" 3.9 TX_BD_NUM (Transmit BD Number Reg.)         PAGEREF _Toc17116804 \h 13
 HYPERLINK \l "_Toc17116805" 3.10 CTRLMODER (Control Module Mode Register)   PAGEREF _Toc17116805 \h 14
 HYPERLINK \l "_Toc17116806" 3.11 MIIMODER (MII Mode Register)       PAGEREF _Toc17116806 \h 14
 HYPERLINK \l "_Toc17116807" 3.12 MIICOMMAND (MII Command Register)  PAGEREF _Toc17116807 \h 15
 HYPERLINK \l "_Toc17116808" 3.13 MIIADDRESS (MII Address Register)  PAGEREF _Toc17116808 \h 15
 HYPERLINK \l "_Toc17116809" 3.14 MIITX_DATA (MII Transmit Data)     PAGEREF _Toc17116809 \h 15
 HYPERLINK \l "_Toc17116810" 3.15 MIIRX_DATA (MII Receive Data)      PAGEREF _Toc17116810 \h 16
 HYPERLINK \l "_Toc17116811" 3.16 MIISTATUS (MII Status Register)    PAGEREF _Toc17116811 \h 16
 HYPERLINK \l "_Toc17116812" 3.17 MAC_ADDR0 (MAC Address Register 0)         PAGEREF _Toc17116812 \h 17
 HYPERLINK \l "_Toc17116813" 3.18 MAC_ADDR1 (MAC Address Register 1)         PAGEREF _Toc17116813 \h 17
 HYPERLINK \l "_Toc17116814" 3.19 HASH0 (HASH Register 0)    PAGEREF _Toc17116814 \h 18
 HYPERLINK \l "_Toc17116815" 3.20 HASH1 (HASH Register 1)    PAGEREF _Toc17116815 \h 18
 HYPERLINK \l "_Toc17116816" 4       PAGEREF _Toc17116816 \h 19
 HYPERLINK \l "_Toc17116817" Operation       PAGEREF _Toc17116817 \h 19
 HYPERLINK \l "_Toc17116818" 4.1 Host Interface Operation    PAGEREF _Toc17116818 \h 20
 HYPERLINK \l "_Toc17116819" 4.1.1 Configuration Registers   PAGEREF _Toc17116819 \h 20
 HYPERLINK \l "_Toc17116820" 4.1.2 Buffer Descriptors (BD)   PAGEREF _Toc17116820 \h 20
 HYPERLINK \l "_Toc17116821" 4.1.3 Frame Transmission        PAGEREF _Toc17116821 \h 25
 HYPERLINK \l "_Toc17116822" 4.1.4 Frame Reception   PAGEREF _Toc17116822 \h 25
 HYPERLINK \l "_Toc17116823" 4.2 TX Ethernet MAC     PAGEREF _Toc17116823 \h 26
 HYPERLINK \l "_Toc17116824" 4.3 RX Ethernet MAC     PAGEREF _Toc17116824 \h 26
 HYPERLINK \l "_Toc17116825" 4.4 MAC Control Module  PAGEREF _Toc17116825 \h 27
 HYPERLINK \l "_Toc17116826" 4.4.1 Control Frame Detection   PAGEREF _Toc17116826 \h 27
 HYPERLINK \l "_Toc17116827" 4.4.2 Control Frame Generation  PAGEREF _Toc17116827 \h 28
 HYPERLINK \l "_Toc17116828" 4.4.3 TX/RX MAC Interface       PAGEREF _Toc17116828 \h 29
 HYPERLINK \l "_Toc17116829" 4.4.4 PAUSE Timer       PAGEREF _Toc17116829 \h 29
 HYPERLINK \l "_Toc17116830" 4.4.5 Slot Timer        PAGEREF _Toc17116830 \h 29
 HYPERLINK \l "_Toc17116831" 4.5 MII Management Module       PAGEREF _Toc17116831 \h 29
 HYPERLINK \l "_Toc17116832" 4.5.1 Operation Controller      PAGEREF _Toc17116832 \h 30
 HYPERLINK \l "_Toc17116833" 4.5.2 Shift Registers Operation         PAGEREF _Toc17116833 \h 32
 HYPERLINK \l "_Toc17116834" 4.5.3 Output Control Module Operation   PAGEREF _Toc17116834 \h 33
 HYPERLINK \l "_Toc17116835" 4.5.4 Clock Generator Operation         PAGEREF _Toc17116835 \h 33
 HYPERLINK \l "_Toc17116836" 5       PAGEREF _Toc17116836 \h 34
 HYPERLINK \l "_Toc17116837" Architecture    PAGEREF _Toc17116837 \h 34
 HYPERLINK \l "_Toc17116838" 5.1 Host Interface      PAGEREF _Toc17116838 \h 36
 HYPERLINK \l "_Toc17116839" 5.2 TX Ethernet MAC     PAGEREF _Toc17116839 \h 36
 HYPERLINK \l "_Toc17116840" 5.3 RX Ethernet MAC     PAGEREF _Toc17116840 \h 36
 HYPERLINK \l "_Toc17116841" 5.4 MAC Control Module  PAGEREF _Toc17116841 \h 36
 HYPERLINK \l "_Toc17116842" 5.4.1 Control Frame Detector    PAGEREF _Toc17116842 \h 37
 HYPERLINK \l "_Toc17116843" 5.4.2 Control Frame Generator   PAGEREF _Toc17116843 \h 37
 HYPERLINK \l "_Toc17116844" 5.4.3 TX/RX Ethernet MAC Interface      PAGEREF _Toc17116844 \h 37
 HYPERLINK \l "_Toc17116845" 5.4.4 PAUSE Timer       PAGEREF _Toc17116845 \h 37
 HYPERLINK \l "_Toc17116846" 5.4.5 Slot Timer        PAGEREF _Toc17116846 \h 37
 HYPERLINK \l "_Toc17116847" 5.5 MII Management Module       PAGEREF _Toc17116847 \h 38
 HYPERLINK \l "_Toc17116848" 5.5.1 Operation Control Module  PAGEREF _Toc17116848 \h 38
 HYPERLINK \l "_Toc17116849" 5.5.2 Output Control Module     PAGEREF _Toc17116849 \h 38
 HYPERLINK \l "_Toc17116850" 5.5.3 Shift Register    PAGEREF _Toc17116850 \h 38
 HYPERLINK \l "_Toc17116851" 5.5.4 Clock Generator   PAGEREF _Toc17116851 \h 38

List of Tables
 TOC \h \z \c "Table"  HYPERLINK \l "_Toc17116880" Table 1: Host Interface Ports         PAGEREF _Toc17116880 \h 4
 HYPERLINK \l "_Toc17116881" Table 2: PHY Interface Ports     PAGEREF _Toc17116881 \h 5
 HYPERLINK \l "_Toc17116882" Table 3: Register List   PAGEREF _Toc17116882 \h 7
 HYPERLINK \l "_Toc17116883" Table 4: MODER Register  PAGEREF _Toc17116883 \h 9
 HYPERLINK \l "_Toc17116884" Table 5: INT_SOURCE Register     PAGEREF _Toc17116884 \h 9
 HYPERLINK \l "_Toc17116885" Table 6: INT_MASK Register       PAGEREF _Toc17116885 \h 10
 HYPERLINK \l "_Toc17116886" Table 7: IPGT Register  PAGEREF _Toc17116886 \h 11
 HYPERLINK \l "_Toc17116887" Table 8: IPGR1 Register         PAGEREF _Toc17116887 \h 11
 HYPERLINK \l "_Toc17116888" Table 9: IPGR2 Register         PAGEREF _Toc17116888 \h 12
 HYPERLINK \l "_Toc17116889" Table 10: PACKETLEN Register    PAGEREF _Toc17116889 \h 12
 HYPERLINK \l "_Toc17116890" Table 11: COLLCONF Register     PAGEREF _Toc17116890 \h 13
 HYPERLINK \l "_Toc17116891" Table 12: TX_BD_NUM Register    PAGEREF _Toc17116891 \h 13
 HYPERLINK \l "_Toc17116892" Table 13: CTRLMODER Register    PAGEREF _Toc17116892 \h 14
 HYPERLINK \l "_Toc17116893" Table 14: MIIMODER Register     PAGEREF _Toc17116893 \h 14
 HYPERLINK \l "_Toc17116894" Table 15: MIICOMMAND Register   PAGEREF _Toc17116894 \h 15
 HYPERLINK \l "_Toc17116895" Table 16: MIIADDRESS Register   PAGEREF _Toc17116895 \h 15
 HYPERLINK \l "_Toc17116896" Table 17: MIITX_DATA Register   PAGEREF _Toc17116896 \h 16
 HYPERLINK \l "_Toc17116897" Table 18: MIIRX_DATA Register   PAGEREF _Toc17116897 \h 16
 HYPERLINK \l "_Toc17116898" Table 19: MIISTATUS Register    PAGEREF _Toc17116898 \h 16
 HYPERLINK \l "_Toc17116899" Table 20: MAC_ADDR0 Register    PAGEREF _Toc17116899 \h 17
 HYPERLINK \l "_Toc17116900" Table 21: MAC_ADDR1 Register    PAGEREF _Toc17116900 \h 17
 HYPERLINK \l "_Toc17116901" Table 22: HASH0 Register        PAGEREF _Toc17116901 \h 18
 HYPERLINK \l "_Toc17116902" Table 23: HASH1 Register        PAGEREF _Toc17116902 \h 18
 HYPERLINK \l "_Toc17116903" Table 24: Tx Buffer Descriptor  PAGEREF _Toc17116903 \h 22
 HYPERLINK \l "_Toc17116904" Table 25: Tx Buffer Pointer     PAGEREF _Toc17116904 \h 22
 HYPERLINK \l "_Toc17116905" Table 26: Rx Buffer Descriptor  PAGEREF _Toc17116905 \h 24
 HYPERLINK \l "_Toc17116906" Table 27: Rx Buffer pointer     PAGEREF _Toc17116906 \h 24

List of Figures
 TOC \h \z \c "Figure"  HYPERLINK \l "_Toc17116907" Figure 1: Tx Buffer Descriptor       PAGEREF _Toc17116907 \h 21
 HYPERLINK \l "_Toc17116908" Figure 2: Rx Buffer Descriptor  PAGEREF _Toc17116908 \h 23
 HYPERLINK \l "_Toc17116909" Figure 3: Structure of the PAUSE control frame  PAGEREF _Toc17116909 \h 28
 HYPERLINK \l "_Toc17116910" Figure 4: Architecture Overview         PAGEREF _Toc17116910 \h 35



Introduction
The Ethernet IP Core consists of five modules:
The MAC (Media Access Control) module, formed by transmit, receive, and control module
The MII (Media Independent Interface) Management module
The Host Interface
The Ethernet IP Core is capable of operating at 10 or 100 Mbps for Ethernet and Fast Ethernet applications. An external PHY is needed for the complete Ethernet solution.

IO Ports
2.1 Ethernet Core IO ports
The Ethernet IP Core uses three types of signals to connect to media: 
WISHBONE signals to connect to the Host Interface.
MII Management signals to connect to the PHY
Reset signals (for resetting different parts of the Ethernet IP Core

2.1.1 Host Interface Ports
The table below contains the common ports connecting the Ethernet IP Core to the Host Interface. The Host Interface is WISHBONE Rev. B compliant. 



All signals listed below are active HIGH, unless otherwise noted. Signal direction is with respect to the Ethernet IP Core. 

PortWidthDirectionDescriptionCLK_I1IClock InputRST_I1IReset InputADDR_I32IAddress InputDATA_I32IData InputDATA_O32OData OutputSEL_I4ISelect Input Array
Indicates which bytes are valid on the data bus. Whenever this signal is not 1111b during a valid access, the ERR_O is asserted.WE_I1IWrite Input
Indicates a Write Cycle when asserted high or a Read Cycle when asserted low. STB_I1IStrobe Input
Indicates the beginning of a valid transfer cycle.CYC_I1ICycle Input
Indicates that a valid bus cycle is in progress.ACK_O1OAcknowledgment Output
Indicates a normal Cycle termination.ERR_O1OError Acknowledgment Output
Indicates an abnormal cycle termination.INTA_O1OInterrupt Output A. M_ADDR_O32OAddress OutputM_DATA_I32IData InputM_DATA_O32OData OutputM_SEL_O4ISelect Output Array
Indicates which bytes are valid on the data bus. Whenever this signal is not 1111b during a valid access, the ERR_I is asserted.M_WE_O1OWrite Output
Indicates a Write Cycle when asserted high or a Read Cycle when asserted low. M_STB_O1OStrobe Output
Indicates the beginning of a valid transfer cycle.M_CYC_O1OCycle Output
Indicates that a valid bus cycle is in progress.M_ACK_I1IAcknowledgment Input
Indicates a normal cycle termination.M_ERR_I1IError Acknowledgment Input
Indicates an abnormal cycle termination.Table  SEQ Table \* ARABIC 1: Host Interface Ports

2.1.2 PHY Interface ports
The table below contains the ports connecting the Ethernet IP Core to the PHY Interface. All signals listed below are active HIGH, unless otherwise noted. Signal direction is with respect to the Ethernet IP Core. 

PortWidthDirectionDescriptionMTxClk1ITransmit Nibble or Symbol Clock. The PHY provides the MTxClk signal. It operates at a frequency of 25 MHz (100 Mbps) or 2.5 MHz (10 Mbps). The clock is used as a timing reference for the transfer of MTxD[3:0], MtxEn, and MTxErr. MTxD[3:0]4OTransmit Data Nibble. Signals are the transmit data nibbles. They are synchronized to the rising edge of MTxClk. When MTxEn is asserted, PHY accepts the MTxD. MTxEn1OTransmit Enable. When asserted, this signal indicates to the PHY that the data MTxD[3:0] is valid and the transmission can start. The transmission starts with the first nibble of the preamble. The signal remains asserted until all nibbles to be transmitted are presented to the PHY. It is deasserted prior to the first MTxClk, following the final nibble of a frame. MTxErr1OTransmit Coding Error. When asserted for one MTxClk clock period while MTxEn is also asserted, this signal causes the PHY to transmit one or more symbols that are not part of the valid data or delimiter set somewhere in the frame being transmitted to indicate that there has been a transmit coding error. MRxClk1IReceive Nibble or Symbol Clock. The PHY provides the MRxClk signal. It operates at a frequency of 25 MHz (100 Mbps) or 2.5 MHz (10 Mbps). The clock is used as a timing reference for the reception of MRxD[3:0], MRxDV, and MRxErr. MRxDV1IReceive Data Valid. The PHY asserts this signal to indicate to the Rx MAC that it is presenting the valid nibbles on the MRxD[3:0] signals. The signal is asserted synchronously to the MRxClk. MRxDV is asserted from the first recovered nibble of the frame to the final recovered nibble. It is then deasserted prior to the first MRxClk that follows the final nibble. MRxD
[3:0]4IReceive Data Nibble. These signals are the receive data nibble. They are synchronized to the rising edge of MRxClk. When MRxDV is asserted, the PHY sends a data nibble to the Rx MAC. For a correctly interpreted frame, seven bytes of a preamble and a completely formed SFD must be passed across the interface. MRxErr1IReceive Error. The PHY asserts this signal to indicate to the Rx MAC that a media error was detected during the transmission of the current frame. MRxErr is synchronous to the MRxClk and is asserted for one or more MRxClk clock periods and then deasserted. MColl1ICollision Detected. The PHY asynchronously asserts the collision signal MColl after the collision has been detected on the media. When deasserted, no collision is detected on the media.MCrS1ICarrier Sense. The PHY asynchronously asserts the carrier sense MCrS signal after the medium is detected in a non-idle state. When deasserted, this signal indicates that the media is in an idle state (and the transmission can start).MDC1OManagement Data Clock. This is a clock for the MDIO serial data channel. MDIO1I/OManagement Data Input/Output. Bi-directional serial data channel for PHY/STA communication. Table  SEQ Table \* ARABIC 2: PHY Interface Ports

2.1.3 Reset Signals
You may reset the MAC sub-modules using one or more separate signals. To reset the PHY, assert its RESET signal either through the boars system control register or by writing an appropriate bit in the PHY register.

Registers
This section describes all base, control, and status registers inside the Ethernet IP Core. The Address field indicates a relative address in hexadecimal. Width specifies the number of bits in the register, and Access specifies the valid access types to that register. RW stands for read and write access, RO for read-only access. A C appended to RW or RO indicates that some or all of the bits are cleared after a read. 

NameAddressWidthAccessDescriptionMODER0x0032RWMode RegisterINT_SOURCE0x0432RWInterrupt Source RegisterINT_MASK0x0832RWInterrupt Mask RegisterIPGT0x0C32RWBack to Back Inter Packet Gap RegisterIPGR10x1032RWNon Back to Back Inter Packet Gap Register 1IPGR20x1432RWNon Back to Back Inter Packet Gap Register 2PACKETLEN0x1832RWPacket Length (minimum and maximum) RegisterCOLLCONF0x1C32RWCollision and Retry ConfigurationRX_BD_NUM0x208RWReceive Buffer Descriptor NumberCTRLMODER0x2432RWControl Module Mode RegisterMIIMODER0x2832RWMII Mode RegisterMIICOMMAND0x2C32RWMII Commend RegisterMIIADDRESS0x3032RWMII Address Register
Contains the PHY address and the register within the PHY addressMIITX_DATA0x3432RWMII Transmit Data
The data to be transmitted to the PHYMIIRX_DATA0x3832RWMII Receive Data
The data received from the PHYMIISTATUS0x3C32RWMII Status RegisterMAC_ADDR00x4032RWMAC Individual Address0
The LSB four bytes of the individual address are written to this register.MAC_ADDR10x4432RWMAC Individual Address1
The MSB two bytes of the individual address are written to this register.ETH_HASH0_ADR0x4832RWHASH0 RegisterETH_HASH1_ADR0x4C32RWHASH1 RegisterTable  SEQ Table \* ARABIC 3: Register List

3.1 MODER (Mode Register)
Bit #AccessDescription31-17Reserved16RWRECSMALL  Receive Small Packets
0 = Packets smaller than MINFL are ignored.
1 = Packets smaller than MINFL are accepted.15RWPAD  Padding enabled
0 = Do not add pads to short frames. 
1 = Add pads to short frames (until the minimum frame length is equal to MINFL). 14RWHUGEN  Huge Packets Enable
0 = The maximum frame length is MAXFL. All additional bytes are discarded. 
1 = Frames up 64 KB are transmitted. 13RWCRCEN  CRC Enable
0 = Tx MAC does not append the CRC (passed frames already contain the CRC.
1 = Tx MAC appends the CRC to every frame.12RWDLYCRCEN  Delayed CRC Enabled
0 = Normal operation (CRC calculation starts immediately after the SFD).
1 = CRC calculation starts 4 bytes after the SFD.11RWRST  Reset MAC
0 = Normal operation.
1 = MAC is reset.10RWFULLD  Full Duplex
0 = Half duplex mode. 
1 = Full duplex mode. 9RWEXDFREN  Excess Defer Enabled 
0 = When the excessive deferral limit is reached, a packet is aborted.
1 = MAC waits for the carrier indefinitely.8RWNOBCKOF  No Backoff
0 = Normal operation (a binary exponential backoff algorithm is used).
1 = Tx MAC starts retransmitting immediately after the collision. 7RWLOOPBCK  Loop Back
0 = Normal operation. 
1 = TX is looped back to the RX. 6RWIFG  Interframe Gap for Incoming frames
0 = Normal operation (minimum IFG is required for a frame to be accepted).
1 = All frames are accepted regardless to the IFG.5RWPRO  Promiscuous
0 = Check the destination address of the incoming frames.
1 = Receive the frame regardless of its address.4RWIAM  Individual Address Mode
0 = Normal operation (physical address is checked when the frame is received.
1 = The individual hash table is used to check all individual addresses received.3RWBRO  Broadcast Address
0 = Receive all frames containing the broadcast address.
1 = Reject all frames containing the broadcast address unless the PRO bit = 1.2RWNOPRE  No Preamble
0 = Normal operation (7-byte preamble).
1 = No preamble is sent.1RWTXEN  Transmit Enable
0 = Transmit is disabled.
1 = Transmit is enabled.0RWRXEN  Receive Enable
0 = Receive is disabled.
1 = Receive is enabled.Table  SEQ Table \* ARABIC 4: MODER Register
Reset Value:
        MODER: 0000A800h

3.2 INT_SOURCE (Interrupt Source Register)
Bit #AccessDescription31-7Reserved6RWRXC  Receive Control Frame 
This bit indicates that the control frame was received. It is cleared by writing 1 to it.5RWTXC  Transmit Control Frame 
This bit indicates that a control frame was transmitted. It is cleared by writing 1 to it.4RWBUSY  Busy 
This bit indicates that a buffer was received and discarded due to a lack of buffers. It is cleared by writing 1 to it.3RWRXE - Receive Error
This bit indicates that an error occurred while receiving data. It is cleared by writing 1 to it.2RWRXB - Receive Frame
This bit indicates that a frame was received. It is cleared by writing 1 to it.1RWTXE - Transmit Error
This bit indicates that a buffer was not transmitted due to a transmit error.  It is cleared by writing 1 to it.0RWTXB  Transmit Buffer
This bit indicates that a buffer has been transmitted. It is cleared by writing 1 to it.Table  SEQ Table \* ARABIC 5: INT_SOURCE Register
Reset Value:
 INT_SOURCE: 00000000h

3.3 INT_MASK (Interrupt Mask Register)
Bit #AccessDescription31-7Reserved6RWRXC_M  Receive Control Frame Mask
0 = Event masked
1 = Event causes an interrupt5RWTXC_M  Transmit Control Frame Mask
0 = Event masked
1 = Event causes an interrupt4RWBUSY_M  Busy Mask
0 = Event masked
1 = Event causes an interrupt3RWRXE_M  Receive Error Mask
0 = Event masked
1 = Event causes an interrupt2RWRXF_M  Receive Frame Mask
0 = Event masked
1 = Event causes an interrupt1RWTXE_M  Transmit Error Mask
0 = Event masked
1 = Event causes an interrupt0RWTXB_M  Transmit Buffer Mask
0 = Event masked
1 = Event causes an interruptTable  SEQ Table \* ARABIC 6: INT_MASK Register
Reset Value:
    INT_MASK: 00000000h

3.4 IPGT (Back to Back Inter Packet Gap Register)
Bit #AccessDescription31-7Reserved6-0RWIPGT  Back to Back Inter Packet Gap
Full Duplex: The recommended value is 0x15, which equals 0.96 (s IPG (100 Mbps) or 9.6 (s (10 Mbps). The desired period in nibble times minus 6 should be written to the register.
Half Duplex: The recommended value and default is 0x12, which equals 0.96 (s IPG (100 Mbps) or 9.6 (s (10 Mbps). The desired period in nibble times minus 3 should be written to the register.Table  SEQ Table \* ARABIC 7: IPGT Register
Reset Value:
    IPGT: 00000012h

3.5 IPGR1 (Non Back to Back Inter Packet Gap Register 1)
Bit #AccessDescription31-7Reserved6-0RWIPGR1  Non Back to Back Inter Packet Gap 1
When a carrier sense appears within the IPGR1 window, Tx MAC defers and the IPGR counter is reset.
When a carrier sense appears later than the IPGR1 window, the IPGR counter continues counting. The recommended and default value for this register is 0xC. It must be within the range [0,IPGR2].Table  SEQ Table \* ARABIC 8: IPGR1 Register
Reset Value:
      IPGR1: 0000000Ch

3.6 IPGR2 (Non Back to Back Inter Packet Gap Register 2)
Bit #AccessDescription31-7Reserved6-0RWIPGR2  Non Back to Back Inter Packet Gap 2
The recommended and default value is 0x12, which equals to 0.96 (s IPG (100 Mbit/s) or 9.6 (s (10 Mbit/s).Table  SEQ Table \* ARABIC 9: IPGR2 Register
Reset Value:
       IPGR2: 00000012h

3.7 PACKETLEN (Packet Length Register)
Bit #AccessDescription31-16RWMINFL  Minimum Frame Length
The minimum Ethernet packet is 64 bytes long. If a reception of smaller frames is needed, assert the RECSMALL bit (in the mode register MODER) or change the value of this register. 
To transmit small packets, assert the PAD bit or the MINFL value (see the PAD bit description in the MODER register). 15-0RWMAXFL  Maximum Frame Length
The maximum Ethernet packet is 1518 bytes long. To support this and to leave some additional space for the tags, a default maximum packet length equals 1536 bytes (0x0600). If there is a need to support bigger packets, you can assert the HUGEN bit or increase the value of the MAXFL field (see the HUGEN bit description in the MODER).Table  SEQ Table \* ARABIC 10: PACKETLEN Register
Reset Value:
  PACKETLEN: 00400600h

3.8 COLLCONF (Collision and Retry Configuration Register)
Bit #AccessDescription31-20Reserved19-16RWMAXRET  Maximum Retry
This field specifies the maximum number of consequential retransmission attempts after the collision is detected. When the maximum number has been reached, the Tx MAC reports an error and stops transmitting the current packet. According to the Ethernet standard, the MAXRET default value is set to 0xf (15).15-6Reserved5-0RWCOLLVALID  Collision Valid
This field specifies a collision time window. A collision that occurs later than the time window is reported as a Late Collisions and transmission of the current packet is aborted. The default value equals 0x3f (by default, a late collision is every collision that occurs 64 bytes (63 + 1) from the preamble). Table  SEQ Table \* ARABIC 11: COLLCONF Register
Reset Value:
  COLLCONF: 000F003fh

3.9 TX_BD_NUM (Transmit BD Number Reg.)
Bit #AccessDescription31:8Reserved7:0RWTransmit Buffer Descriptor (Tx BD) Number
Number of the Tx BD. Number of the Rx BD equals to the (0x80  Tx BD number).Table  SEQ Table \* ARABIC 12: TX_BD_NUM Register
Reset Value:
       TX_BD_NUM: 00000040h

3.10 CTRLMODER (Control Module Mode Register)
Bit #AccessDescription31-3Reserved2RWTXFLOW  Transmit Flow Control
0 = PAUSE control frames are blocked.
1 = PAUSE control frames are allowed to be sent.1RWRXFLOW  Receive Flow Control
0 = Received PAUSE control frames are ignored.
1 = The transmit function (Tx MAC) is blocked when a PAUSE control frame is received.0RWPASSALL  Pass All Receive Frames
0 = Control frames are not passed to the host. The MAC Control module is enabled.
1 = All received frames are passed to the host. The MAC Control module is disabled.Table  SEQ Table \* ARABIC 13: CTRLMODER Register
Reset Value:
     CTRLMODER: 00000000h

3.11 MIIMODER (MII Mode Register) 
Bit #AccessDescription31-11Reserved10RWMIIMRST  Reset of the MIIM module9RWReserved8RWMIINOPRE  No Preamble
0 = 32-bit preamble sent
1 = No preamble send7-0RWCLKDIV  Clock Divider
The field is a host clock divider factor. The host clock can be divided by an even number, greater then 1. The default value is 0x64 (100).Table  SEQ Table \* ARABIC 14: MIIMODER Register
Reset Value:
    MIIMODER: 00000064h

3.12 MIICOMMAND (MII Command Register)
Bit #AccessDescription31-3Reserved2RWWCTRLDATA  Write Control Data1RWRSTAT  Read Status0RWSCANSTAT  Scan StatusTable  SEQ Table \* ARABIC 15: MIICOMMAND Register
Reset Value:
   MIICOMMAND: 00000000h

3.13 MIIADDRESS (MII Address Register)
Bit #AccessDescription31-13Reserved12-8RWRGAD  Register Address (within the PHY selected by the FIAD[4:0])7-5Reserved4-0RWFIAD  PHY AddressTable  SEQ Table \* ARABIC 16: MIIADDRESS Register
Reset Value:
      MIIADDRESS: 00000000h

3.14 MIITX_DATA (MII Transmit Data)
Bit #AccessDescription31-16Reserved15-0RWCTRLDATA  Control Data (data to be written to the PHY)Table  SEQ Table \* ARABIC 17: MIITX_DATA Register
Reset Value:
      MIITX_DATA: 00000000h

3.15 MIIRX_DATA (MII Receive Data)
Bit #AccessDescription31-16Reserved15-0RWPRSD  Received Data (data read from the PHY)Table  SEQ Table \* ARABIC 18: MIIRX_DATA Register
Reset Value:
 MIIRX_DATA: 00000000h

3.16 MIISTATUS (MII Status Register)
Bit #AccessDescription31-3Reserved2RNVALID  Invalid
0 = The data in the MSTATUS register is valid.
1 = The data in the MSTATUS register is invalid.
This bit is only valid when the scan status operation is active.1RBUSY
0 = The MII is ready.
1 = The MII is busy (operation in progress).0RLINKFAIL:
0 = The link is OK.
1 = The link failed.
The Link fail condition occurred (now the link might be OK). Another status read gets a new status.Table  SEQ Table \* ARABIC 19: MIISTATUS Register
Reset Value:
        MIISTATUS: 00000000h

3.17 MAC_ADDR0 (MAC Address Register 0)
Bit #AccessDescription31-24RWByte 2 of the Ethernet MAC address (individual address)23-16RWByte 3 of the Ethernet MAC address (individual address)15-8RWByte 4 of the Ethernet MAC address (individual address)7-0RWByte 5 of the Ethernet MAC address (individual address)Table  SEQ Table \* ARABIC 20: MAC_ADDR0 Register
Reset Value:
 MAC_ADDR0: 00000000h

Note: When an address is transmitted, byte 0 is sent first and byte 5 last.

3.18 MAC_ADDR1 (MAC Address Register 1)
Bit #AccessDescription31-16Reserved15-8RWByte 0 of the Ethernet MAC address (individual address)7-0RWByte 1 of the Ethernet MAC address (individual address)Table  SEQ Table \* ARABIC 21: MAC_ADDR1 Register
Reset Value:
       MAC_ADDR1: 00000000h

Note: When an address is transmitted, byte 0 is sent first and byte 5 last.

3.19 HASH0 (HASH Register 0)
Bit #AccessDescription31-0RWHash0 valueTable  SEQ Table \* ARABIC 22: HASH0 Register
Reset Value: 
  HASH0: 00000000h

3.20 HASH1 (HASH Register 1)
Bit #AccessDescription31-0RWHash1 valueTable  SEQ Table \* ARABIC 23: HASH1 Register
Reset Value:
    HASH1: 00000000h


Operation
This section describes the Ethernet IP Core operation. 
The core consists of five modules: 
The host interface connects the Ethernet Core to the rest of the system via the WISHBONE (using DMA transfers). Registers are also part of the host interface. 
The TX Ethernet MAC performs transmit functions.
The RX Ethernet MAC performs receive functions.
The MAC Control Module performs full duplex flow control functions.
The MII Management Module performs PHY control and gathers the status information from it.
All modules combined deliver full-function 10/100 Mbps Media Access Control. The Ethernet IP Core can operate in half- or full-duplex mode and is based on the CSMA/CD (Carrier Sense Multiple Access / Collision Detection) protocol.. 
When a station wants to transmit in half-duplex mode, it must observe the activity on the media (Carrier Sense). As soon as the media is idle (no transmission), any station can start transmitting (Multiple Access). If two or more stations are transmitting at the same time, a collision on the media is detected. All stations stop transmitting and back off for some random time. After the back-off time, the station checks the activity on the media again. If the media is idle, it starts transmitting. All other stations wait for the current transmission to end. 
In full-duplex mode, the Carrier Sense and the Collision Detect signals are ignored. The MAC Control module takes care of sending and receiving the PAUSE control frame to achieve Flow control (see the TXFLOW and RXFLOW bit description in the CTRLMODER register for more information). 
The MII Management module provides a media independent interface (MII) to the external PHY. This way, the configuration and status registers of the PHY can be read from/written to. 

4.1 Host Interface Operation
The host interface connects the Ethernet IP Core to the rest of the system (RISC, memory) via the WISHBONE bus. The WISHBONE serves to access the configuration registers and the memory. Currently, only DMA transfers are supported for transferring the data from/to the memory. 

4.1.1 Configuration Registers
The function of the configuration registers is transparent and can be easily understood by reading the Registers section (Chapter  REF _Ref4387033 \r \h 3). 

4.1.2 Buffer Descriptors (BD)
The transmission and the reception processes are based on the descriptors. The Transmit Descriptors (TxD) are used for transmission while the Receive Descriptors (RxD) are used for reception. 
The buffer descriptors are 64 bits long. The first 32 bits are reserved for length and status while the last 32 bits contain the pointer to the associated buffer (where data is stored). The Ethernet MAC core has an internal RAM that can store up to 128 BDs (for both Rx and Tx).
The internal memory saves all descriptors at addresses from 0x400 to 0x800 (128 64bit descriptors). The transmit descriptors are located between the start address (0x400) and the address that equals the value written in the TX_BD_NUM register (page  PAGEREF _Ref532008757 \h 13) multiplied by 8. This register holds the number of the used Tx buffer descriptors. The receive descriptors are located between the start address (0x400), plus the address number written in the TX_BD_NUM multiplied by 8, and the descriptor end address (0x800). 
The transmit and receive status of the packet is written to the associated buffer descriptor once its transmission/reception is finished. 

4.1.2.1 Tx Buffer Descriptors
The transmit descriptors contain information about associated buffers (length, status). When the internal DMA is selected, they also contain pointers to the buffers holding the relevant data.

ADDR = Offset + 0
31302928272625242322212019181716LEN1514131211109876543210RDIRQWRPADCRCReservedURRTRY[3:0]RLLCDFCS
ADDR = Offset + 4
31302928272625242322212019181716TXPNT1514131211109876543210TXPNTFigure  SEQ Figure \* ARABIC 1: Tx Buffer Descriptor

Bit #AccessDescription31-16RWLEN  Length
Number of bytes associated with the BD to be transmitted. 15RWRD  Tx BD Ready
0 = The buffer associated with this buffer descriptor is not ready, and you are free to manipulate it. After the data from the associated buffer has been transmitted or after an error condition occurred, this bit is cleared to 0. 
1 = The data buffer is ready for transmission or is currently being transmitted. You are not allowed to manipulate this descriptor once this bit is set. 14RWIRQ  Interrupt Request Enable
0 = No interrupt is generated after the transmission. 
1 = When data associated with this buffer descriptor is sent, a TXB or TXE interrupt will be asserted (see  REF _Ref532014672 \h  \* MERGEFORMAT 3.2 INT_SOURCE (Interrupt Source Register) for more details). 13RWWR  Wrap
0 = This buffer descriptor is not the last descriptor in the buffer descriptor table. 
1 = This buffer descriptor is the last descriptor in the buffer descriptor table. After this buffer descriptor was used, the first buffer descriptor in the table will be used again. 12RWPAD  Pad Enable
0 = No pads will be add at the end of short packets. 
1 = Pads will be added to the end of short packets. 11RWCRC  CRC Enable
0 = CRC wont be added at the end of the packet.
1 = CRC will be added at the end of the packet.10:9Reserved8RWUR  Underrun 
Underrun occurred while sending this buffer.7:4RWRTRY  Retry Count 
This bit indicates the number of retries before the frame was successfully sent. 3RWRL  Retransmission Limit 
This bit is set when the transmitter fails. (Retry Limit + 1) attempts to successfully transmit a message due to repeated collisions on the medium. The Retry Limit is set in the COLLCONF register on page  PAGEREF _Ref1709320 \h 13. 2RWLC  Late Collision
Late collision occurred while sending this buffer. The transmission is stopped and this bit is written. Late collision is defined in the COLLCONF register on page  PAGEREF _Ref1709320 \h 13.1RWDF  Defer Indication
The frame was deferred before being sent successfully, i.e. the transmitter had to wait for Carrier Sense before sending because the line was busy. This is not a collision indication. Collisions are indicated in RTRY. 0RWCS  Carrier Sense Lost
This bit is set when Carrier Sense is lost during a frame transmission. The Ethernet controller writes CS after it finishes sending the buffer.Table  SEQ Table \* ARABIC 24: Tx Buffer Descriptor

Bit #AccessDescription31-0RWTXPNT  Transmit Pointer
This is the buffer pointer when the associated frame is stored. Table  SEQ Table \* ARABIC 25: Tx Buffer Pointer

4.1.2.2 Rx Buffer Descriptors
The receive BDs contain information about the received frames (length, status). When the internal DMA is selected, they also contain pointers to the buffers holding the relevant data.

ADDR = Offset + 0
31302928272625242322212019181716LEN1514131211109876543210EIRQWRReservedMORISDNTLSFCRCLC
ADDR = Offset + 4
31302928272625242322212019181716RXPNT1514131211109876543210RXPNTFigure  SEQ Figure \* ARABIC 2: Rx Buffer Descriptor

Bit #AccessDescription31-16RWLEN  Number of the received bytes associated with this BD. 15RWE  Empty
0 = The data buffer associated with this buffer descriptor has been filled with data or has stopped because an error occurred. The core can read or write this BD. As long as this bit is zero, this buffer descriptor wont be used. 
1 = The data buffer is empty (and ready for receiving data) or currently receiving data. 14RWIRQ  Interrupt Request Enable
0 = No interrupt is generated after the reception. 
1 = When data is received (or error occurs), an RXF interrupt will be asserted (See  REF _Ref532014672 \h  \* MERGEFORMAT 3.2 INT_SOURCE (Interrupt Source Register) for more details).13RWWRAP
0 = This buffer descriptor is not the last descriptor in the buffer descriptor table. 
1 = This buffer descriptor is the last descriptor in the buffer descriptor table. After this buffer descriptor is used, the first Rx buffer descriptor in the table will be used again. 12:8Reserved.7RWM  Miss
0 = The frame is received because of an address recognition hit.
1 = The frame is received because of promiscuous mode.
The Ethernet controller sets M for frames that are accepted in promiscuous mode but are tagged as a miss by internal address recognition. Thus, in promiscuous mode, M determines whether a frame is destined for this station.6RWOR  Overrun
This bit is set when a receiver overrun occurs during frame reception.5RWIS  Invalid Symbol
This bit is set when the reception of an invalid symbol is detected by the PHY.4RWDN  Dribble Nibble
This bit is set when a received frame cannot de divided by 8 (one extra nibble has been received).3RWTL  Too Long
This bit is set when a received frame is too long (bigger than the value set in the PACKETLEN register (page  PAGEREF _Ref1714173 \h 12). 2RWSF  Short Frame
This bit is set when a frame that is smaller than the minimum length is received (minimum length is set in the PACKETLEN register (page  PAGEREF _Ref1714173 \h 12)).1RWCRC  Rx CRC Error
This bit is set when a received frame contains a CRC error.0RWLC  Late Collision
This bit is set when a late collision occurred while receiving a frame.Table  SEQ Table \* ARABIC 26: Rx Buffer Descriptor

Bit #AccessDescription31-0RWRXPNT  Receive Pointer
This is the pointer to the buffer storing the associated frame. Table  SEQ Table \* ARABIC 27: Rx Buffer pointer

4.1.3 Frame Transmission
To transmit the first frame, the RISC must do several things, namely:
Store the frame to the memory. 
Associate the Tx BD in the Ethernet MAC core with the packet written to the memory (length, pad, crc, etc.). See section  REF _Ref1717891 \h  \* MERGEFORMAT 4.1.2 Buffer Descriptors (BD) for more information.
Enable the TX part of the Ethernet Core by setting the TXEN bit to 1. 
As soon as the Ethernet IP Core is enabled, it continuously reads the first BD. Immediately when the descriptor is marked as ready, the core reads the pointer to the memory storing the associated data and starts then reading data to the internal FIFO. At the moment the FIFO is full, transmission begins. 
At the end of the transmission, the transmit status is written to the buffer descriptor and an interrupt might be generated (when enabled). Next, two events might occur (according to the WR bit (wrap) in the descriptor):
If the WR bit has not been set, the BD address is incremented, the next descriptor is loaded, and the process starts all over again (if next BD is marked as ready). 
If the WR bit has been set, the first BD address (base) is loaded again. As soon as the BD is marked as ready, transmission will start.


4.1.4 Frame Reception
To receive the first frame, the RISC must do several things, namely:
Set the receive buffer descriptor to be associated with the received packet and mark it as empty.
Enable the Ethernet receive function by setting the RECEN bit to 1. 
The Ethernet IP Core reads the Rx BD. If it is marked as empty, it starts receiving frames. The Ethernet receive function receives an incoming frame nibble per nibble. After the whole frame has been received and stored to the memory, the receive status and the pointer to the memory storing the data are written to the BD. An interrupt might be generated (if enabled). Then the BD address is incremented and the next BD loaded. If the new BD is marked as empty, another frame can be received; otherwise the operation stops.

4.2 TX Ethernet MAC
The TX Ethernet MAC generates 10BASE-T/100BASE-TX transmit MII nibble data streams in response to the byte streams the transmit logic (host) supplies. It performs the required deferral and back-off algorithms, takes care of the inter-packet gap (IPG), computes the checksum (FCS), and monitors the physical media (by monitoring Carrier Sense and collision signals). The TX Ethernet MAC is divided into several modules that provide the following functionality:
Generation of the signals connected to the Ethernet PHY during the transmission process
Generation of the status signals the host uses to track the transmission process
Random time generation used in the back-off process after a collision has been detected
CRC generation and checking
Pad generation
Data nibble generation

4.3 RX Ethernet MAC
The RX Ethernet MAC transmits the data streams to the host in response to the 10BASE-T or 100BASE-TX received MII nibbles. The module is divided into several sub-modules providing the following functionality: 
Preamble removal
Data assembly (from input nibble to output byte)
CRC checking for all incoming packets 
Generation of the signal that can be used for address recognition (in the hash table)
Generation of the status signals the host uses to track the reception process 

4.4 MAC Control Module
The MAC Control Module performs a real-time flow control function for the full-duplex operation. The control opcode PAUSE is used for stopping the station transmitting the packets. The receive buffer (FIFO) starts filling up when the upper layer cannot continue accepting the incoming packets. Before an overflow happens, the upper layer sends a PAUSE control frame to the transmitting station. This control frame inhibits the transmission of the data frames for a specified period of time. 
When the MAC Control module receives a PAUSE control frame, it loads the pause timer with the received value into the pause timer value field. The Tx MAC is stopped (paused) from transmitting the data frames for the pause timer value slot times. The pause timer decrements by one each time a slot time passes by. When the pause time number equals zero, the MAC transmitter resumes the transmit operation. 
The MAC Control Module has the following functionality:
Control frame detection 
Control frame generation 
TX/RX MAC Interface 
PAUSE Timer
Slot Timer

4.4.1 Control Frame Detection 
The incoming data packets are passed from the receiver via the MAC Control Module to the upper layers while the control frames are usually dropped. The PASSALL bit in the CTRLMODER register defines whether the control frames are passed or dropped. 
A valid PAUSE control frame has the frame structure described in  REF _Ref4736169 \h Figure 3:

Figure  SEQ Figure \* ARABIC 3: Structure of the PAUSE control frame

The destination address must be a reserved multicast address (01-80-c2-00-00-01) or a destination address equal to the Ethernet IP Core MAC address. The Length/Type field must be equal to 8808 and the opcode to 0001 for a PAUSE control frame. 
When the receive flow control and the MAC Control Module are enabled (RXFLOW asserted and PASSALL deasserted), a PAUSE Timer Value from the PAUSE control frame is passed to the PAUSE timer.

4.4.2 Control Frame Generation
When the host wants to send a PAUSE control frame, it asserts the Transmit Pause Request (TPAUSERQ). When a request is detected, the control module waits for the current transmission to end. It then starts transmitting the PAUSE control frame by asserting the Transmit Packet Start Frame (TxStartFrm) and providing the appropriate control data. Sending CtrlFrm is used to instruct the Transmit function (TX Ethernet MAC) to pad and append the FCS. The transmit Pause Frame End (TxEndFrm) is asserted at the end to inform the host that a Pause request was sent. 
Asserting the TXFLOW bit in the MODER register enables the transmission of the PAUSE control frame.  
The TPAUSERQ signal (request) is latched in the MAC Control Generator and reset after the PAUSE control frame has been transmitted. This prevents issuing a new PAUSE request until the current request is sent. The Transmit Pause Timer Value TPAUSETV[15:0] is set prior to the transmit pause request. The TPAUSETV contains the value to be sent as a Pause Timer Value in the pause control frame ( REF _Ref4736169 \h Figure 3).

4.4.3 TX/RX MAC Interface
The MAC Control Module is connected between the host and the Tx and Rx modules. When enabled, the its logic takes over the control of the following signals: TxData[7:0], TxStartFrm, TxEndFrm, TxUsedData, TxDone, and TxAbort. These signals are connected directly between the host and the MAC transmit and receive functions when data frames (not control frames) are transmitted or received. 
On the other hand, when a host wants to send a PAUSE control frame, it asserts a TPauseRQ request signal . It is then up to the MAC Control Module to initiate the transmission. In this case, the above signals are not connected to the host any more. The MAC Control Module drives the appropriate control data signals and instructs the Tx module to transmit. 
When a PAUSE control frame is received, the frame can be dropped or passed to the host, depending on the state of the PASSALL signal. Again TxData[7:0], TxStartFrm, TxEndFrm, TxUsedData, TxDone, and TxAbort are not connected directly.

4.4.4 PAUSE Timer
The 16bit PAUSE timer is loaded with a pause timer value when a PAUSE control frame is received. The timer inhibits the data frame transmissions for the timer value time slots. This is done by:     
Preventing the Tx MAC module from seeing the signal TxStartFrm from the host
Preventing the host from seeing the signal TxUsedData from the Tx module
The timer decrements by one each time a time slot passes by. A Slot Timer is used for counting the slot time.  

4.4.5 Slot Timer
The Slot Timer is activated when a PAUSE Timer is preloaded. It counts slot times and generates pulses to the PAUSE Timer for every slot time passed. 

4.5 MII Management Module
The MII Management Module is a simple two-wire interface between the host and an external PHY device. It is used for configuration and status read of the physical device. The physical interface consists of a management data line MDIO (Management Data Input/Output) and a clock line MDC (Management Data Clock). During the read/write operation, the most significant bit is shifted in/out first from/to the MDIO data signal. On each rising edge of the MDC, a Shift register is shifted to the left and a new value appears on the MDIO. 
Internally the interface consists of four signals: 
MDC
MDI
MDO
MDOEN (Management Data Output Enable)
The unidirectional lines MDI, MDO, and MDOEN are combined to make a bi-directional signal MDIO that is connected to the PHY. 
The configuration and status data is written/read to/from the PHY via the MDIO signal. 
The MDC is a low frequency clock derived from dividing the host clock. 
Three commands are supported for controlling the PHY:
Write Control Data (writes the control data to the PHY Configuration registers)
Read Status (reads the PHY Control and Status register)
Scan Status (continuously reads the PHY Status register of one or more PHYs [link fail status]).
The MII Management Module consists of four sub modules:
Operation Controller
Shift Registers
Output Control Module
Clock Generator 

4.5.1 Operation Controller
The Operation Controllers task is to perform all supported commands: Write Control Data, Read Status, and Scan Status. 

4.5.1.1 Write Control Data
A host initiates a write operation by asserting the WCTRLDATA signal. This signal also indicates that the host data CTLD[15:0], the PHY address FIAD[4:0], and the PHY register address RGAD[4:0] are valid. As soon as the host asserts the WCTRLDATA signal, the MIIM module asserts the BUSY signal to inform the host that the write operation is in process. MDOEN is asserted to enable the output line MDO (MDIO) to the PHY. The MIIM module then clocks out the MIIM frame to the PHY on each rising edge of the MDC. The MIIM frame write format conforms to the IEEE 803.2u Specification:
32-bit long preamble (all ones) if the MIINOPRE bit is not asserted
2-bit long Start of frame pattern ST (zero followed by one)
2-bit Operation definition (zero-one for write or one-zero for read)
5-bit PHY address (FIAD[4:0])
5-bit PHY register address RGAD[4:0]
2-bit turnaround field TA (one-zero)
16-bit data
At the end of the write operation, the BUSY signal is deasserted.

4.5.1.2 Read Status
A host initiates a write operation by asserting the RSTAT signal. This signal also indicates that the PHY address FIAD[4:0] and the PHY register address RGAD[4:0] are valid. As soon as the host asserts the RSTAT signal, the MIIM module asserts the BUSY signal to inform the host that the read operation is in process. MDOEN is asserted to enable the output line MDO (MDIO) to the PHY. The MIIM module then clocks out the MIIM frame to the PHY on each rising edge of the MDC and afterwards clocks in the requested data (status). The MIIM read frame format conforms to the IEEE 803.2u Specification:
32-bit long preamble (all ones) if the MIINOPRE bit is not asserted
2-bit long Start of frame pattern ST (zero followed by one)
2-bit Operation definition (zero-one for write or one-zero for read)
5-bit PHY address (FIAD[4:0])
5-bit PHY register address RGAD[4:0]
2-bit turnaround field TA (one-bit period in which the PHY stays in the high-Z state followed by a one-bit period during which the PHY drives a zero on the MDO)
MIIM deasserts the MDOEN signal that enables the MDI (MDIO works as an input) 
PHY sends the data (status) back to the MIIM Module on the data lines PRSD[15:0]
At the end of the read operation, the MIIM deasserts the BUSY signal to indicate to the host that valid data is on the PRSD[15:0] lines. 

4.5.1.3 Scan Status
A host initiates the Scan Status Operation by asserting the SCANSTAT signal. The MIIM performs a continuous read operation of the PHY Status register. The PHY is selected by the FIAD[4:0] signals. The link status LinkFail signal is asserted/deasserted by the MIIM module and reflects the link status bit of the PHY Status register. The signal NVALID is used for qualifying the validity of the LinkFail signals and the status data PRSD[15:0]. These signals are invalid until the first scan status operation ends. 
During the scan status operation, the BUSY signal is asserted until the last read is performed (the scan status operation is stopped). 

4.5.2 Shift Registers Operation
There are two shift registers in the MII Management Module. The Data Shift register is used for:
Shifting out the data to the PHY during the Write Data Control operation
Shifting in the data during the Read Status operation 
Shifting out the FIAD[4:0] and RGAD[4:0] addresses during all operations
The Status Shift register contains the data latched during the last Read Status Operation. Two additional status signals (LinkFail Status and Status Invalid NVALID) are latched separately from the Status Shift register. 
When a Scan Operation is requested, the state of the PRSD[15:0] and a MIILF is constantly updated from the selected PHY register. NVALID is used to qualify the validity of the PRSD[15:0] and MIILS signals. These signals are invalid until the first Scan Status Operation ends.

4.5.3 Output Control Module Operation
The Output Control Module combines the MDI, MDO, and MDOEN signals into a bi-directional MDIO signal that is connected to the external MII PHY. During the Write Control Data Operation, the MDIO operates as an output from the MIIM module. The signal is used for transferring data from the MIIM Module to the PHY. During the Read Status Operation, the MDIO first operates as an output (addressing the PHY and the PHY Internal register) and then as an input to the MIIM Module (reading the status data). In both cases the most significant bit of the data is shifted first. When no operation is performed, the MDIO is tri-stated. 

4.5.4 Clock Generator Operation
The Management Data Clock MDC is a divided host clock. The division factor is set in the MIIMODER register by setting the CLKDIV[7:0] field (MDC depends on the PHY and can be 2.5 MHz or 12.5 MHz.

Architecture
The Ethernet IP Core consists of 5 modules: 
Host Interface and the BD structure
TX Ethernet MAC (transmit function)
RX Ethernet MAC (receive function)
MAC Control Module
MII Management Module
Figure  SEQ Figure \* ARABIC 4: Architecture Overview

5.1 Host Interface
The host interface is connected to the RISC and the memory through the Wishbone. The RISC writes the data for the configuration registers directly while the data frames are written to the memory. Frames are accessed through the DMA. 

5.2 TX Ethernet MAC
The TX Ethernet MAC generates 10BASE-T/100BASE-TX transmit MII nibble data streams in response to the byte streams supplied by the transmit logic (host). It performs the required deferral and back-off algorithms, takes care of the IPG, computes the checksum (FCS) and monitors the physical media (by monitoring Carrier Sense and collision signals). 

5.3 RX Ethernet MAC
The RX Ethernet MAC interprets 10BASE-T/100BASE-TX MII receive data nibble streams and supplies correctly formed packet-byte streams to the host. It searches for the SFD (start frame delimiter) at the beginning of the packet, verifies the FCS, and detects any dribble nibbles or receive code violations.

5.4 MAC Control Module
The function of this module is to implement the full-duplex flow control.
The MAC Control Module consists of three sub-modules that provide the following functionality:
Control frame detection 
Control frame generation 
TX/RX Ethernet MAC Interface 
PAUSE Timer
Slot Timer

5.4.1 Control Frame Detector
The control frame detector checks the incoming frames for the control frames. Control frames can be discarded or passed to the host. When a PAUSE control frame is detected, it can stop the Tx module from transmitting for a certain period of time. 

5.4.2 Control Frame Generator
If the need arises to stop the transmitting station from transmitting (flow control in full-duplex mode), a PAUSE control frame can be sent. 

5.4.3 TX/RX Ethernet MAC Interface
The MAC Control Module is connected between the host interface, the Tx, and the Rx MAC modules. Signals from the host are passed to the Tx MAC in certain occasions and vice versa. 

5.4.4 PAUSE Timer
When a PAUSE control frame is received, the pause timer value is written to the PAUSE timer. This prevents the Tx module from transmitting for a pause timer value period of slot time. 

5.4.5 Slot Timer
The slot timer measures time slots and generate a pulse to the PAUSE timer for every slot time passed by. 

5.5 MII Management Module
The function of the MII Management Module is to control the PHY and to gather information from it (status). 
It consists of four sub modules:
Operation Control Module
Output Control Module
Shift Register
Clock Generator 

5.5.1 Operation Control Module
The function of the Operation Control Module is to perform the following commands:
Write control data 
Read status
Scan status

5.5.2 Output Control Module
The Output Control Module controls the signal appearance on the MDO, MCK, and MDOEN pins.

5.5.3 Shift Register
The shift registers hold the status read from an external PHY.

5.5.4 Clock Generator
The clock generator generates an appropriate output clock MCK according to the input host clock and the clock divider bits (CLKDIV[7:0] in the MIIMODER register). 

 TIME \@ "MMMM d, yyyy" August 14, 2002    Ethernet IP Core Specification





http://www.opencores.org       Rev 1.15         PAGE ii


 HYPERLINK "http://www.opencores.org" http://www.opencores.org        Rev 1.15         PAGE vii 




 HYPERLINK "http://www.opencores.org" http://www.opencores.org    Rev 1.15         PAGE 5 of  SECTIONPAGES38



Length/
Type

8808

Dest. Address or
reserved Multicast  address
01-80-c2-00-00-01

Source Address


xx-xx-xx-xx-xx-xx

Opcode


0001

Pause Timer Value
xxxx

CRC


xxxxxxxx

Reserved


xxxxxxxxxx

6

6

2

2

2

42

4

64 Bytes

 EMBED Visio.Drawing.6  






)+RU_`Pt0
8
8

!"#$?@ABCDE^_`abcdeɣl)5;CJOJQJaJmHnHsH$tH$uj{UmHnHujUmHnHumHnHu0JaJ`mHnHu&j>*B*UmHnHphu0JmHnHuj0JUmHnHu;j;UmHsH5\5CJ mHnHu     jU6CJ 5CJ4* 

!"#$?@ABCDE^_`abcdeɣl)5;CJOJQJaJmHnHsH$tH$uj{UmHnHujUmHnHumHnHu0JaJ`mHnHu&j>*B*UmHnHphu0JmHnHuj0JUmHnHu;j;UmHsH5\5CJ mHnHu     jU6CJ 5CJ4* 
)*+>RSTU_$
f!a$ 
)*+>RSTU_$
f!a$ 
$If!&

$If!&

*ICCCC$If$$Ifl4\3
!c
*ICCCC$If$$Ifl4\3
!c
       
       
t(&&&&04
t(&&&&04
l`
l`
al*+/8CK4EEEE$If$$Ifl\3
!c
al*+/8CK4EEEE$If$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
alKpEEEEKE$If$$Ifl\3
!c
alKpEEEEKE$If$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
al!$OPT]`E$$Ifl\3
!c
al!$OPT]`E$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
al$If`stx EE$$Ifl\3
!c
al$If`stx EE$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
al$If $-0E$$Ifl\3
!c
al$If $-0E$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
al$IfE$$Ifl\3
!c
al$IfE$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
al$If $-0nosK<EEEEKE$If$$Ifl\3
!c
al$If $-0nosK<EEEEKE$If$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
als|E|$$Ifl\3
!c
als|E|$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
al$If      e     f     EE,$$Ifl\3
!c
al$If      e     f     EE,$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
al$Iff  k     t     w                         EP$$Ifl\3
!c
al$Iff  k     t     w                         EP$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
al$If       
al$If       




%
%
7
7
E$$Ifl\3
!c
E$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
al$If7
al$If7
8
8
=
=
F
F
I
I
\
\
]
]
b
b
KEEEEKpE$If$$Ifl\3
!c
KEEEEKpE$If$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
alb
alb
k
k
n
n
ECA$$Ifl\3
!c
ECA$$Ifl\3
!c
       
       
t(04
t(04
l`
l`
al$Ifd<L


,YF({FwF
!
al$Ifd<L


,YF({FwF
!

!

!

!

!
efƾЏ{qcЏjgUmHnHu0JaJ`mHnHu&j>*B*UmHnHphu)5;CJOJQJaJmHnHsH$tH$ujqUmHnHujUmHnHumHnHu0JaJHmHnHuj0JUmHnHu&j>*B*UmHnHphumHnHu0JmHnHu#6789:;<=>YZ[\vwxͳߞߖ|rdP&;CJOJQJaJmHnHsH$tH$ujSUmHnHu0JaJ$mHnHu&j>*B*UmHnHphumHnHu0JmHnHu)5;CJOJQJaJmHnHsH$tH$uj]UmHnHujUmHnHumHnHu0JaJHmHnHuj0JUmHnHu&j>*B*UmHnHphu



+
,
-
F
G
H
I
J
K
L
M
N
i
j
k
l











j0JUmHnHuj5Uj>*B*Uphj?Uj>*B*Uph#5CJOJQJaJmHnHsH$tH$jIUjU0JaJj>*B*Uph0J
j0JU1



















&'()*+,-.IJƾЏ{qcЏj!	UmHnHu0JaJHmHnHu&j>*B*UmHnHphu)5;CJOJQJaJmHnHsH$tH$uj+UmHnHujUmHnHumHnHu0JaJ`mHnHuj0JUmHnHu&j>*B*UmHnHphumHnHu0JmHnHu#JKLefg7ͳߟߗ}oߟߗ[&j>*B*UmHnHphuj
UmHnHu&j
efƾЏ{qcЏjgUmHnHu0JaJ`mHnHu&j>*B*UmHnHphu)5;CJOJQJaJmHnHsH$tH$ujqUmHnHujUmHnHumHnHu0JaJHmHnHuj0JUmHnHu&j>*B*UmHnHphumHnHu0JmHnHu#6789:;<=>YZ[\vwxͳߞߖ|rdP&;CJOJQJaJmHnHsH$tH$ujSUmHnHu0JaJ$mHnHu&j>*B*UmHnHphumHnHu0JmHnHu)5;CJOJQJaJmHnHsH$tH$uj]UmHnHujUmHnHumHnHu0JaJHmHnHuj0JUmHnHu&j>*B*UmHnHphu



+
,
-
F
G
H
I
J
K
L
M
N
i
j
k
l











j0JUmHnHuj5Uj>*B*Uphj?Uj>*B*Uph#5CJOJQJaJmHnHsH$tH$jIUjU0JaJj>*B*Uph0J
j0JU1



















&'()*+,-.IJƾЏ{qcЏj!	UmHnHu0JaJHmHnHu&j>*B*UmHnHphu)5;CJOJQJaJmHnHsH$tH$uj+UmHnHujUmHnHumHnHu0JaJ`mHnHuj0JUmHnHu&j>*B*UmHnHphumHnHu0JmHnHu#JKLefg7ͳߟߗ}oߟߗ[&j>*B*UmHnHphuj
UmHnHu&j
>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj
>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj
UmHnHujUmHnHumHnHu0JaJ$mHnHuj0JUmHnHu&j	>*B*UmHnHphu#789RSTVWXYZ[vwxy$%&?@ACѽѵёѽѵoёaj
UmHnHu&jt
>*B*UmHnHphujUmHnHu0JaJ$mHnHu&j~>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujUmHnHujUmHnHumHnHu&CDEFGHcdef!"#%&'()*EFʰ榞|榞njUmHnHu&j`>*B*UmHnHphujUmHnHumHnHu0JaJ$mHnHu&jj>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujUmHnHu'FGH   
UmHnHujUmHnHumHnHu0JaJ$mHnHuj0JUmHnHu&j	>*B*UmHnHphu#789RSTVWXYZ[vwxy$%&?@ACѽѵёѽѵoёaj
UmHnHu&jt
>*B*UmHnHphujUmHnHu0JaJ$mHnHu&j~>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujUmHnHujUmHnHumHnHu&CDEFGHcdef!"#%&'()*EFʰ榞|榞njUmHnHu&j`>*B*UmHnHphujUmHnHumHnHu0JaJ$mHnHu&jj>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujUmHnHu'FGH   

)*+,Yͳߟߗ}oߟߗ[&jB>*B*UmHnHphujUmHnHu&jL>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$ujUmHnHujUmHnHumHnHu0JaJ$mHnHuj0JUmHnHu&jV>*B*UmHnHphu#YZ[tuvxyz{|}$%&?ѽѵяѽѵmc0JaJ$mHnHu&j.>*B*UmHnHphujUmHnHu0JaJ$mHnHsHu&j8>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujUmHnHujUmHnHumHnHu#?@ACDEFGHcdef
ѽѵёރѽѵoёaѽjUmHnHu&j>*B*UmHnHphujUmHnHu0JaJ$mHnHu&j$>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujUmHnHu&0123UVWpqrtuvwxyǿ}ǿojUmHnHu&j>*B*UmHnHphu&;CJOJQJaJmHnHsH$tH$ujUmHnHujUmHnHumHnHu0JaJ$mHnHu&j>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHu$$%&?@ACDEFGHcdefͳߟߗ}oߟߗ[&j>*B*UmHnHphujmUmHnHu&j>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$ujwUmHnHujUmHnHumHnHu0JaJ$mHnHuj0JUmHnHu&j>*B*UmHnHphu#F
kWop'5>gL
!

)*+,Yͳߟߗ}oߟߗ[&jB>*B*UmHnHphujUmHnHu&jL>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$ujUmHnHujUmHnHumHnHu0JaJ$mHnHuj0JUmHnHu&jV>*B*UmHnHphu#YZ[tuvxyz{|}$%&?ѽѵяѽѵmc0JaJ$mHnHu&j.>*B*UmHnHphujUmHnHu0JaJ$mHnHsHu&j8>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujUmHnHujUmHnHumHnHu#?@ACDEFGHcdef
ѽѵёރѽѵoёaѽjUmHnHu&j>*B*UmHnHphujUmHnHu0JaJ$mHnHu&j$>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujUmHnHu&0123UVWpqrtuvwxyǿ}ǿojUmHnHu&j>*B*UmHnHphu&;CJOJQJaJmHnHsH$tH$ujUmHnHujUmHnHumHnHu0JaJ$mHnHu&j>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHu$$%&?@ACDEFGHcdefͳߟߗ}oߟߗ[&j>*B*UmHnHphujmUmHnHu&j>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$ujwUmHnHujUmHnHumHnHu0JaJ$mHnHuj0JUmHnHu&j>*B*UmHnHphu#F
kWop'5>gL
!

!

!

!

!



*+,-IJKdefhijklmѽѵёѽѵoe0JaJ`mHnHu&j>*B*UmHnHphujYUmHnHu0JaJ$mHnHu&j>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujcUmHnHujUmHnHumHnHu#567PQѼѴѐނѼѴndVj;UmHnHu0JaJ$mHnHu&j>*B*UmHnHphujEUmHnHu0JaJHmHnHu&j>*B*UmHnHphumHnHu0JmHnHu)5;CJOJQJaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujOUmHnHu!QRTUVWXYtuvw23íÊ|ítÊj'!Uj >*B*Uph#5CJOJQJaJmHnHsH$tH$j1 UjU0JaJj>*B*Uph0J
j0JU&;CJOJQJaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHu)345MNOhijlmnopqœzphmHnHu0JaJ$mHnHu&j#>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHuj#Uj">*B*Uph0J#5CJOJQJaJmHnHsH$tH$j"UjU0JaJ
j0JUj!>*B*Uph$89:;NOPijkmnopqrмдАмдnА`j%UmHnHu&jz%>*B*UmHnHphuj$UmHnHu0JaJ$mHnHu&j$>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHuj       $UmHnHumHnHujUmHnHu% !"$%&'()DEFGefgȺ˵˒Ȅ˵|˒n˵j\(>*B*Uphj'Ujf'>*B*Uph#5CJOJQJaJmHnHsH$tH$j&UjU0JaJjp&>*B*Uph0J
j0JU&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujUmHnHu+./0234567RSTUefgӪ֕s&j>+>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHuj*UjH*>*B*Uphj)U0JaJjR)>*B*Uph0J#5CJOJQJaJmHnHsH$tH$
j0JUj(UjU-789;<=>?@[\]^}~󳬩sej*->*B*Uph#5CJOJQJaJmHnHsH$tH$j,UjU0JaJj4,>*B*Uph0J
j0JU&;CJOJQJaJmHnHsH$tH$uj+UmHnHujUmHnHumHnHu0JaJ$mHnHuj0JUmHnHu%#$%&EFG`abdefghiҩՔr&j0>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHuj/Uj/>*B*Uphj.U0JaJj .>*B*Uph0J#5CJOJQJaJmHnHsH$tH$
j0JUjUj-U,*+ƱƩƅwƱƩcY0JaJ$mHnHu&j1>*B*UmHnHphuj}1UmHnHu0JaJHmHnHu&j1>*B*UmHnHphumHnHu0JmHnHu)5;CJOJQJaJmHnHsH$tH$uj0JUmHnHuj0UmHnHujUmHnHumHnHu0JaJ`mHnHu"+,EFGIJKLMNijklмдАмдnА`j_4UmHnHu&j3>*B*UmHnHphuji3UmHnHu0JaJ$mHnHu&j2>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujs2UmHnHumHnHujUmHnHu%,-.GHIKLMNOPklmnʰ榞҉xsqjqbjqjjK6UjU0JaJj5>*B*Uph0J
j0JUjU5UmHnHumHnHu0JaJ$mHnHu&j4>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujUmHnHu"N o  !o!!,"""""a##$m$$&%~%%0&&&I''4
!

*+,-IJKdefhijklmѽѵёѽѵoe0JaJ`mHnHu&j>*B*UmHnHphujYUmHnHu0JaJ$mHnHu&j>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujcUmHnHujUmHnHumHnHu#567PQѼѴѐނѼѴndVj;UmHnHu0JaJ$mHnHu&j>*B*UmHnHphujEUmHnHu0JaJHmHnHu&j>*B*UmHnHphumHnHu0JmHnHu)5;CJOJQJaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujOUmHnHu!QRTUVWXYtuvw23íÊ|ítÊj'!Uj >*B*Uph#5CJOJQJaJmHnHsH$tH$j1 UjU0JaJj>*B*Uph0J
j0JU&;CJOJQJaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHu)345MNOhijlmnopqœzphmHnHu0JaJ$mHnHu&j#>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHuj#Uj">*B*Uph0J#5CJOJQJaJmHnHsH$tH$j"UjU0JaJ
j0JUj!>*B*Uph$89:;NOPijkmnopqrмдАмдnА`j%UmHnHu&jz%>*B*UmHnHphuj$UmHnHu0JaJ$mHnHu&j$>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHuj       $UmHnHumHnHujUmHnHu% !"$%&'()DEFGefgȺ˵˒Ȅ˵|˒n˵j\(>*B*Uphj'Ujf'>*B*Uph#5CJOJQJaJmHnHsH$tH$j&UjU0JaJjp&>*B*Uph0J
j0JU&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujUmHnHu+./0234567RSTUefgӪ֕s&j>+>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHuj*UjH*>*B*Uphj)U0JaJjR)>*B*Uph0J#5CJOJQJaJmHnHsH$tH$
j0JUj(UjU-789;<=>?@[\]^}~󳬩sej*->*B*Uph#5CJOJQJaJmHnHsH$tH$j,UjU0JaJj4,>*B*Uph0J
j0JU&;CJOJQJaJmHnHsH$tH$uj+UmHnHujUmHnHumHnHu0JaJ$mHnHuj0JUmHnHu%#$%&EFG`abdefghiҩՔr&j0>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHuj/Uj/>*B*Uphj.U0JaJj .>*B*Uph0J#5CJOJQJaJmHnHsH$tH$
j0JUjUj-U,*+ƱƩƅwƱƩcY0JaJ$mHnHu&j1>*B*UmHnHphuj}1UmHnHu0JaJHmHnHu&j1>*B*UmHnHphumHnHu0JmHnHu)5;CJOJQJaJmHnHsH$tH$uj0JUmHnHuj0UmHnHujUmHnHumHnHu0JaJ`mHnHu"+,EFGIJKLMNijklмдАмдnА`j_4UmHnHu&j3>*B*UmHnHphuji3UmHnHu0JaJ$mHnHu&j2>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujs2UmHnHumHnHujUmHnHu%,-.GHIKLMNOPklmnʰ榞҉xsqjqbjqjjK6UjU0JaJj5>*B*Uph0J
j0JUjU5UmHnHumHnHu0JaJ$mHnHu&j4>*B*UmHnHphumHnHu0JmHnHu&;CJOJQJaJmHnHsH$tH$uj0JUmHnHujUmHnHu"N o  !o!!,"""""a##$m$$&%~%%0&&&I''4
!

!

!

!

!
   
   
   
 ( ) * + M N O h i j l m n o p q                   οΩΓj-9Uj8>*B*Uphj78Uj7>*B*UphjA7UjU0JaJj6>*B*Uph0J
j0JU#5CJOJQJaJmHnHsH$tH$5      
!!!!!!!!!1!2!3!4!M!N!O!h!i!j!l!m!n!o!p!q!!µuguuSP0J&;CJOJQJaJmHnHsH$tH$uj;UmHnHujUmHnHumHnHu0JaJ$mHnHu&j:>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHu#5CJOJQJaJmHnHsH$tH$j#:UjU0JaJ
j0JUj9>*B*Uph!!!!!!!!!!!!!!!!!!!!
   
 ( ) * + M N O h i j l m n o p q                   οΩΓj-9Uj8>*B*Uphj78Uj7>*B*UphjA7UjU0JaJj6>*B*Uph0J
j0JU#5CJOJQJaJmHnHsH$tH$5      
!!!!!!!!!1!2!3!4!M!N!O!h!i!j!l!m!n!o!p!q!!µuguuSP0J&;CJOJQJaJmHnHsH$tH$uj;UmHnHujUmHnHumHnHu0JaJ$mHnHu&j:>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHu#5CJOJQJaJmHnHsH$tH$j#:UjU0JaJ
j0JUj9>*B*Uph!!!!!!!!!!!!!!!!!!!!
"""%"&"'")"*"+","-"."I"J"K"L"`"a"b"{"|"}""""""""""""jv>>*B*Uphj=Uj=>*B*Uphj=Uj<>*B*Uph#5CJOJQJaJmHnHsH$tH$j<UjU0JaJ
j0JUj;>*B*Uph0J4"""""""""""""#### #!#"###@#A#B#[#\#]#^#_#`#a#b#c#~##ķsgaJmHnHsH$tH$uj?UmHnHujUmHnHumHnHu&jl?>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHu	jUj;UmH    nH     u#5CJOJQJaJmHnHsH$tH$
j0JUj>UjU"######################$$$$$$$$$2$3$4$5$L$M$N$g$ϵߩף׏ρߩףm&jNB>*B*UmHnHphujAUmHnHu&jXA>*B*UmHnHphumHnHuaJmHnHsH$tH$uj@UmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&jb@>*B*UmHnHphu&g$h$i$j$k$l$m$n$o$$$$$$$$$$$$$$$$$$$$$%%%% %!%#%$%%%&%'%(%C%D%ѽѽޕѽѽsѽjDUmHnHu&j:D>*B*UmHnHphujCUmHnHu&jDC>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujBUmHnHu*D%E%F%\%]%^%w%x%y%{%|%}%~%%%%%%%%%%%%%%%%%%%%%%%&&&)&ϵߩף׏ρߩףm&jG>*B*UmHnHphujFUmHnHu&j&F>*B*UmHnHphumHnHuaJmHnHsH$tH$ujEUmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&j0E>*B*UmHnHphu&)&*&+&-&.&/&0&1&2&M&N&O&P&l&m&n&&&&&&&&&&&&&&&&&&&&&&&&&&'      'ѽѽޕѽѽsѽjIUmHnHu&jI>*B*UmHnHphujHUmHnHu&jH>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujGUmHnHu* '
"""%"&"'")"*"+","-"."I"J"K"L"`"a"b"{"|"}""""""""""""jv>>*B*Uphj=Uj=>*B*Uphj=Uj<>*B*Uph#5CJOJQJaJmHnHsH$tH$j<UjU0JaJ
j0JUj;>*B*Uph0J4"""""""""""""#### #!#"###@#A#B#[#\#]#^#_#`#a#b#c#~##ķsgaJmHnHsH$tH$uj?UmHnHujUmHnHumHnHu&jl?>*B*UmHnHphumHnHu0JmHnHuj0JUmHnHu	jUj;UmH    nH     u#5CJOJQJaJmHnHsH$tH$
j0JUj>UjU"######################$$$$$$$$$2$3$4$5$L$M$N$g$ϵߩף׏ρߩףm&jNB>*B*UmHnHphujAUmHnHu&jXA>*B*UmHnHphumHnHuaJmHnHsH$tH$uj@UmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&jb@>*B*UmHnHphu&g$h$i$j$k$l$m$n$o$$$$$$$$$$$$$$$$$$$$$%%%% %!%#%$%%%&%'%(%C%D%ѽѽޕѽѽsѽjDUmHnHu&j:D>*B*UmHnHphujCUmHnHu&jDC>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujBUmHnHu*D%E%F%\%]%^%w%x%y%{%|%}%~%%%%%%%%%%%%%%%%%%%%%%%&&&)&ϵߩף׏ρߩףm&jG>*B*UmHnHphujFUmHnHu&j&F>*B*UmHnHphumHnHuaJmHnHsH$tH$ujEUmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&j0E>*B*UmHnHphu&)&*&+&-&.&/&0&1&2&M&N&O&P&l&m&n&&&&&&&&&&&&&&&&&&&&&&&&&&'      'ѽѽޕѽѽsѽjIUmHnHu&jI>*B*UmHnHphujHUmHnHu&jH>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujGUmHnHu* '
''''(')'B'C'D'F'G'H'I'J'K'f'g'h'i'''''''''''''''''''''ϵߩף׏ρߩףm&jK>*B*UmHnHphujoKUmHnHu&jJ>*B*UmHnHphumHnHuaJmHnHsH$tH$ujyJUmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&jI>*B*UmHnHphu&'''((((((!("(#($(A(B(C(\(](^(`(a(b(c(d(e(((((((((((((((((((ѽѽޕѽѽsѽjQNUmHnHu&jM>*B*UmHnHphuj[MUmHnHu&jL>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujeLUmHnHu*'(c((!)))<***N++,k,,,,S--#.....4
!
''''(')'B'C'D'F'G'H'I'J'K'f'g'h'i'''''''''''''''''''''ϵߩף׏ρߩףm&jK>*B*UmHnHphujoKUmHnHu&jJ>*B*UmHnHphumHnHuaJmHnHsH$tH$ujyJUmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&jI>*B*UmHnHphu&'''((((((!("(#($(A(B(C(\(](^(`(a(b(c(d(e(((((((((((((((((((ѽѽޕѽѽsѽjQNUmHnHu&jM>*B*UmHnHphuj[MUmHnHu&jL>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujeLUmHnHu*'(c((!)))<***N++,k,,,,S--#.....4
!
(((())))))) )!)")#)>)?)@)A)^)_)`)y)z){)})~)))))))))))))ϵߩף׏ρߩףm&jP>*B*UmHnHphuj=PUmHnHu&jO>*B*UmHnHphumHnHuaJmHnHsH$tH$ujGOUmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&jN>*B*UmHnHphu&)))))))))))))***5*6*7*9*:*;*<*=*>*Y*Z*[*\*x*y*z************ѽѽޕѽѽsѽjSUmHnHu&jR>*B*UmHnHphuj)RUmHnHu&jQ>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHuj3QUmHnHu****************++++,+-+.+G+H+I+K+L+M+N+O+P+k+l+m+n+++++ϵߩף׏ρߩףm&jU>*B*UmHnHphujUUmHnHu&jT>*B*UmHnHphumHnHuaJmHnHsH$tH$ujTUmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&jS>*B*UmHnHphu&++++++++++++++++,,,, ,
(((())))))) )!)")#)>)?)@)A)^)_)`)y)z){)})~)))))))))))))ϵߩף׏ρߩףm&jP>*B*UmHnHphuj=PUmHnHu&jO>*B*UmHnHphumHnHuaJmHnHsH$tH$ujGOUmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&jN>*B*UmHnHphu&)))))))))))))***5*6*7*9*:*;*<*=*>*Y*Z*[*\*x*y*z************ѽѽޕѽѽsѽjSUmHnHu&jR>*B*UmHnHphuj)RUmHnHu&jQ>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHuj3QUmHnHu****************++++,+-+.+G+H+I+K+L+M+N+O+P+k+l+m+n+++++ϵߩף׏ρߩףm&jU>*B*UmHnHphujUUmHnHu&jT>*B*UmHnHphumHnHuaJmHnHsH$tH$ujTUmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&jS>*B*UmHnHphu&++++++++++++++++,,,, ,
,,,
,(,),*,+,I,J,K,d,e,f,h,i,j,k,l,m,,,ѽѽޕѽѽsѽjWUmHnHu&jrW>*B*UmHnHphujVUmHnHu&j|V>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujVUmHnHu*,,,,,,,,,,,,,,,,,,,,----1-2-3-L-M-N-P-Q-R-S-T-U-p-q-r-s--ϵߩמ׊|ߩמh&jTZ>*B*UmHnHphujYUmHnHu&j^Y>*B*UmHnHphumHnHu     jUaJmHnHsH$tH$ujXUmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&jhX>*B*UmHnHphu(----------------...... .!.".#.$.%.@.A.B.C.b.c.d.}.~.......1ѽѽѽѽsn     jUj\UmHnHu&j@\>*B*UmHnHphuj[UmHnHu&jJ[>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHujZUmHnHujUmHnHumHnHu+..../T/g/0qDC$Eƀc-CEƀc00060}000"1#1>111kDC$Eƀ cF-CEƀc11S2u24477777789DDDDDDyGGNIbIIIIILLLLLLLL|U}UUUUUUUUVYYYYYY
,,,
,(,),*,+,I,J,K,d,e,f,h,i,j,k,l,m,,,ѽѽޕѽѽsѽjWUmHnHu&jrW>*B*UmHnHphujVUmHnHu&j|V>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHumHnHujUmHnHujVUmHnHu*,,,,,,,,,,,,,,,,,,,,----1-2-3-L-M-N-P-Q-R-S-T-U-p-q-r-s--ϵߩמ׊|ߩמh&jTZ>*B*UmHnHphujYUmHnHu&j^Y>*B*UmHnHphumHnHu     jUaJmHnHsH$tH$ujXUmHnHujUmHnHumHnHu0JmHnHuj0JUmHnHu&jhX>*B*UmHnHphu(----------------...... .!.".#.$.%.@.A.B.C.b.c.d.}.~.......1ѽѽѽѽsn     jUj\UmHnHu&j@\>*B*UmHnHphuj[UmHnHu&jJ[>*B*UmHnHphumHnHu0JmHnHuaJmHnHsH$tH$uj0JUmHnHujZUmHnHujUmHnHumHnHu+..../T/g/0qDC$Eƀc-CEƀc00060}000"1#1>111kDC$Eƀ cF-CEƀc11S2u24477777789DDDDDDyGGNIbIIIIILLLLLLLL|U}UUUUUUUUVYYYYYY
Z$Zv\w\\\\\\]]]]]K^L^d^e^^^^^^^H_b_`````` aaTanaa  jmCJmHnHu        jUmHsH5\     j6]UX111R2S2X2^2h2t2$If$a$t2u2{2}222F\@@@@$If$$Ifl44t\0!RT  
Z$Zv\w\\\\\\]]]]]K^L^d^e^^^^^^^H_b_`````` aaTanaa  jmCJmHnHu        jUmHsH5\     j6]UX111R2S2X2^2h2t2$If$a$t2u2{2}222F\@@@@$If$$Ifl44t\0!RT  
t(&&&&0!4
t(&&&&0!4
l`
l`
al222222222N\HHHHNlHH$If$$Ifl\0!RT      (0!4
al222222222N\HHHHNlHH$If$$Ifl\0!RT      (0!4
l`
l`
al222222222H`Hd$$Ifl\0!RT  (0!4
al222222222H`Hd$$Ifl\0!RT  (0!4
l`
l`
al$If222222222H|$$Ifl\0!RT      (0!4
al$If222222222H|$$Ifl\0!RT      (0!4
l`
l`
al$If233333333H$$Ifl\0!RT      (0!4
al$If233333333H$$Ifl\0!RT      (0!4
l`
l`
al$If33333
al$If33333
4=4>4D4N,HHHHHN H$If$$Ifl\0!RT    (0!4
4=4>4D4N,HHHHHN H$If$$Ifl\0!RT    (0!4
l`
l`
alD4F4H4T444444H$$Ifl\0!RT  (0!4
alD4F4H4T444444H$$Ifl\0!RT  (0!4
l`
l`
al$If444444445H@$$Ifl\0!RT      (0!4
al$If444444445H@$$Ifl\0!RT      (0!4
l`
l`
al$If55$5&5(5=5NHHHH$If$$Ifl\0!RT  (0!4
al$If55$5&5(5=5NHHHH$If$$Ifl\0!RT  (0!4
l`
l`
al=5>5G5J5L5[5NxHHHH$If$$Ifl\0!RT      (0!4
al=5>5G5J5L5[5NxHHHH$If$$Ifl\0!RT      (0!4
l`
l`
al[5\5e5h5j5u5v555NhHHHHNlHH$If$$Ifl\0!RT      (0!4
al[5\5e5h5j5u5v555NhHHHHNlHH$If$$Ifl\0!RT      (0!4
l`
l`
al5555555526H$$Ifl\0!RT  (0!4
al5555555526H$$Ifl\0!RT  (0!4
l`
l`
al$If2636:6<6>6K6666NHHHHHN8H$If$$Ifl\0!RT       (0!4
al$If2636:6<6>6K6666NHHHHHN8H$If$$Ifl\0!RT       (0!4
l`
l`
al666666666H,$$Ifl\0!RT  (0!4
al666666666H,$$Ifl\0!RT  (0!4
l`
l`
al$If673747<7>7@7U7{7H $$Ifl\0!RT   (0!4
al$If673747<7>7@7U7{7H $$Ifl\0!RT   (0!4
l`
l`
al$If{7|777777NDHHHHH$If$$Ifl\0!RT  (0!4
al$If{7|777777NDHHHHH$If$$Ifl\0!RT  (0!4
l`
l`
al77888888NLJHJJB$If$$Ifl\0!RT      (0!4
al77888888NLJHJJB$If$$Ifl\0!RT      (0!4
l`
l`
al89
al89
9999 9"9@$$Ifl448\!H  
9999 9"9@$$Ifl448\!H  
t(&&&&0!4
t(&&&&0!4
l`
l`
al$If"9:   :::::::HH$$Ifl\!H    (0!4
al$If"9:   :::::::HH$$Ifl\!H    (0!4
l`
l`
al$If:::1<2<9<;<=<o=H$$Ifl\!H      (0!4
al$If:::1<2<9<;<=<o=H$$Ifl\!H      (0!4
l`
l`
al$Ifo=p=w=y={=a>b>h>j>NHHHHNHH$If$$Ifl\!H  (0!4
al$Ifo=p=w=y={=a>b>h>j>NHHHHNHH$If$$Ifl\!H  (0!4
l`
l`
alj>l>?????? AH$$Ifl\!H  (0!4
alj>l>?????? AH$$Ifl\!H  (0!4
l`
l`
al$If A!A(A*A,A.B/B5B7BN8HHHHNHH$If$$Ifl\!H  (0!4
al$If A!A(A*A,A.B/B5B7BN8HHHHNHH$If$$Ifl\!H  (0!4
l`
l`
al7B9BBBBBBCCHHL$$Ifl\!H  (0!4
al7B9BBBBBBCCHHL$$Ifl\!H  (0!4
l`
l`
al$IfCCCC:D;D@DBDFDH$$Ifl\!H      (0!4
al$IfCCCC:D;D@DBDFDH$$Ifl\!H      (0!4
l`
l`
al$IfFDDDDDDEHFDBD$$Ifl\!H      (0!4
al$IfFDDDDDDEHFDBD$$Ifl\!H      (0!4
l`
l`
al$IfEEExGyG~GGGGG$If7$8$H$CEƀc    GGGG(""$If$$Ifl44\r0x8!8H   
al$IfEEExGyG~GGGGG$If7$8$H$CEƀc    GGGG(""$If$$Ifl44\r0x8!8H   
t2&&&&&0!4
t2&&&&&0!4
l`
l`
alGGGGGG/$$Iflr0x8!8H      
alGGGGGG/$$Iflr0x8!8H      
20!4
20!4
l`
l`
al$IfGGGGGG/$$Iflr0x8!8H  
al$IfGGGGGG/$$Iflr0x8!8H  
20!4
20!4
l`
l`
al$IfGGGHHH$IfHH#H(H+H.H5////$If$$Iflr0x8!8H      
al$IfGGGHHH$IfHH#H(H+H.H5////$If$$Iflr0x8!8H      
20!4
20!4
l`
l`
al.HUHVH\HaHdH/$$Iflr0x8!8H      
al.HUHVH\HaHdH/$$Iflr0x8!8H      
20!4
20!4
l`
l`
al$IfdHgHHHHH/$$Iflr0x8!8H  
al$IfdHgHHHHH/$$Iflr0x8!8H  
20!4
20!4
l`
l`
al$IfHHHHHH/$$Iflr0x8!8H  
al$IfHHHHHH/$$Iflr0x8!8H  
20!4
20!4
l`
l`
al$IfHHHHII/$$Iflr0x8!8H  
al$IfHHHHII/$$Iflr0x8!8H  
20!4
20!4
l`
l`
al$IfI I%I(I+IMI$IfMINIXI]I_IbI5////$If$$Iflr0x8!8H      
al$IfI I%I(I+IMI$IfMINIXI]I_IbI5////$If$$Iflr0x8!8H      
20!4
20!4
l`
l`
albIIIIII/$$Iflr0x8!8H      
albIIIIII/$$Iflr0x8!8H      
20!4
20!4
l`
l`
al$IfIIIIII-$$Ifl4r0x8!8H  
al$IfIIIIII-$$Ifl4r0x8!8H  
20!4
20!4
l`
l`
al$IfIIIIII-$$Ifl4r0x8!8H  
al$IfIIIIII-$$Ifl4r0x8!8H  
20!4
20!4
l`
l`
al$IfIIII   J
al$IfIIII   J
J-$$Ifl4r0x8!8H    
J-$$Ifl4r0x8!8H    
20!4
20!4
l`
l`
al$If
al$If
JJJJ J5JvJ$IfvJwJJJJJ3<----$If$$Ifl4r0x8!8H    
JJJJ J5JvJ$IfvJwJJJJJ3<----$If$$Ifl4r0x8!8H    
20!4
20!4
l`
l`
alJJJJJJ-$$Ifl4r0x8!8H      
alJJJJJJ-$$Ifl4r0x8!8H      
20!4
20!4
l`
l`
al$IfJJJJK
K-$$Ifl4r0x8!8H  
al$IfJJJJK
K-$$Ifl4r0x8!8H  
20!4
20!4
l`
l`
al$If
KKKK"K6K$If6K7KAKFKIKLK3----$If$$Ifl4r0x8!8H      
al$If
KKKK"K6K$If6K7KAKFKIKLK3----$If$$Ifl4r0x8!8H      
20!4
20!4
l`
l`
alLKdKKKKK-$$Ifl4r0x8!8H      
alLKdKKKKK-$$Ifl4r0x8!8H      
20!4
20!4
l`
l`
al$IfKKKK'L(L-$$Ifl4r0x8!8H  
al$IfKKKK'L(L-$$Ifl4r0x8!8H  
20!4
20!4
l`
l`
al$If(L6L;L>LALPL$IfPLQL_LdLgLjL3----$If$$Ifl4r0x8!8H      
al$If(L6L;L>LALPL$IfPLQL_LdLgLjL3----$If$$Ifl4r0x8!8H      
20!4
20!4
l`
l`
aljLyLzLLL-+)$$Ifl4r0x8!8H      
aljLyLzLLL-+)$$Ifl4r0x8!8H      
20!4
20!4
l`
l`
al$IfLLLLLLLLLWD$$Ifl44F!0    
al$IfLLLLLLLLLWD$$Ifl44F!0    
t&&&04
t&&&04
l`
l`
al$IfLLLLMBMoMpMsMvMMd^^^^^dT^^^$If$$IflF!0        
al$IfLLLLMBMoMpMsMvMMd^^^^^dT^^^$If$$IflF!0        
t04
t04
l`
l`
al
al
MMNNNN'NsNNNN^T^@$$IflF!0     
MMNNNN'NsNNNN^T^@$$IflF!0     
t04
t04
l`
l`
al$If
al$If
NNNN)O*O-O0OOOOO^$$IflF!0     
NNNN)O*O-O0OOOOO^$$IflF!0     
t04
t04
l`
l`
al$If
al$If
OOOOOO        P
OOOOOO        P
P
PP$Pd^^^^^d$^^^$If$$IflF!0      
P
PP$Pd^^^^^d$^^^$If$$IflF!0      
t04
t04
l`
l`
al
al
$P;PRPSPUPXPxPPPPP^d^$$IflF!0     
$P;PRPSPUPXPxPPPPP^d^$$IflF!0     
t04
t04
l`
l`
al$If
al$If
PPQMQQQQQQQQ^L$$IflF!0     
PPQMQQQQQQQQ^L$$IflF!0     
t04
t04
l`
l`
al$If
al$If
QQQQR]RRRRRRd^^^^^d^^^$If$$IflF!0 
QQQQR]RRRRRRd^^^^^d^^^$If$$IflF!0 
t04
t04
l`
l`
al
al
RRSSSS7SSSSS^^$$IflF!0     
RRSSSS7SSSSS^^$$IflF!0     
t04
t04
l`
l`
al$If
al$If
SSS.T}T~TTTTTT^l$$IflF!0     
SSS.T}T~TTTTTT^l$$IflF!0     
t04
t04
l`
l`
al$If
al$If
TTTTTU(U)U+U.UDUd@^^^^^d4^^^$If$$IflF!0 
TTTTTU(U)U+U.UDUd@^^^^^d4^^^$If$$IflF!0 
t04
t04
l`
l`
al
al
DU]UuUvUUUUUUUU^\ZZZX$$IflF!0     
DU]UuUvUUUUUUUU^\ZZZX$$IflF!0     
t04
t04
l`
l`
al$If
al$If
U
U
VVVVVY@$$Ifl44hF!  
VVVVVY@$$Ifl44hF!  
t&&&0!4
t&&&0!4
l`
l`
al$IfVVV V=VVVVVVWWgaaaagaaaag,$If$$IflF!      0!4
al$IfVVV V=VVVVVVWWgaaaagaaaag,$If$$IflF!      0!4
l`
l`
alWWW)WWWWWWXX Xaa$$IflF!      0!4
alWWW)WWWWWWXX Xaa$$IflF!      0!4
l`
l`
al$If X#X7XXXXXXYYYYa0a$$IflF!  0!4
al$If X#X7XXXXXXYYYYa0a$$IflF!  0!4
l`
l`
al$IfY/YYYYYYY
al$IfY/YYYYYYY
ZZZa_]]][$$IflF!        0!4
ZZZa_]]][$$IflF!        0!4
l`
l`
al$If
al$If
Z#Z$Z)Z*Z3ZY@$$Ifl44 F!0     
Z#Z$Z)Z*Z3ZY@$$Ifl44 F!0     
t&&&04
t&&&04
l`
l`
al$If3Z4Z6Z9Z\ZmZZZZZZZg`aaaaagdaaaa$If$$IflF!0      04
al$If3Z4Z6Z9Z\ZmZZZZZZZg`aaaaagdaaaa$If$$IflF!0      04
l`
l`
alZZZZZZ[,[-[/[2[M[a a@$$IflF!0      04
alZZZZZZ[,[-[/[2[M[a a@$$IflF!0      04
l`
l`
al$IfM[^[|[}[[[[[[[[[a@aD$$IflF!0  04
al$IfM[^[|[}[[[[[[[[[a@aD$$IflF!0  04
l`
l`
al$If[[[\\ \#\@\Q\o\aH$$IflF!0  04
al$If[[[\\ \#\@\Q\o\aH$$IflF!0  04
l`
l`
al$If    o\p\\\\\\\]]geccca[[[$If$$IflF!0   04
al$If    o\p\\\\\\\]]geccca[[[$If$$IflF!0   04
l`
l`
al        ]]]]!]_@YYY$If$$Ifl44tF!0 
al        ]]]]!]_@YYY$If$$Ifl44tF!0 
t&&&04
t&&&04
l`
l`
al!]"]&])]N]^^^^^_g|aaaaag_]]$If$$IflF!0  04
al!]"]&])]N]^^^^^_g|aaaaag_]]$If$$IflF!0  04
l`
l`
al
al
__H_N_U_a_b_g_h_q_U@$$Ifl448F!0     
__H_N_U_a_b_g_h_q_U@$$Ifl448F!0     
t&&&04
t&&&04
l`
l`
al$If    q_r_v_y__````aagdaaaaag_]]$If$$IflF!0   04
al$If    q_r_v_y__````aagdaaaaag_]]$If$$IflF!0   04
l`
l`
al
al
aaTaZaaamanasata}aU@$$Ifl44hF!0     
aaTaZaaamanasata}aU@$$Ifl44hF!0     
t&&&04
t&&&04
l`
l`
al$If    }a~aaaabbMbZblbmbg|aaaag_]]]$If$$IflF!0   04
al$If    }a~aaaabbMbZblbmbg|aaaag_]]]$If$$IflF!0   04
l`
l`
al
al
aab
b#b$b9b:b;b
aab
b#b$b9b:b;b
f$fhhiiiivii&j'j
f$fhhiiiivii&j'j
l`
l`
al$If
al$If
ddd
ddd
d'dveweeeeegaaaag_]]]$If$$IflF!0        04
d'dveweeeeegaaaag_]]]$If$$IflF!0        04
l`
l`
al
al
e
e
fff#f$f*f+f4fWD$$Ifl44hF!0      
fff#f$f*f+f4fWD$$Ifl44hF!0      
t&&&04
t&&&04
l`
l`
al$If4f5f;f>fUfggggggggTaaaag@aaagta$If$$IflF!0  04
al$If4f5f;f>fUfggggggggTaaaag@aaagta$If$$IflF!0  04
l`
l`
alggghh+i8iMiNivi|ia_]]][$$IflF!0      04
alggghh+i8iMiNivi|ia_]]][$$IflF!0      04
l`
l`
al$If
al$If
|iiiiiiiY@$$Ifl44F!0     
|iiiiiiiY@$$Ifl44F!0     
t&&&04
t&&&04
l`
l`
al$Ifiiiiijd^^^^$If$$IflF!0    
al$Ifiiiiijd^^^^$If$$IflF!0    
t04
t04
l`
l`
alj jUjbjxjyjjjjjdb```^XXX$If$$IflF!0        
alj jUjbjxjyjjjjjdb```^XXX$If$$IflF!0        
t04
t04
l`
l`
al        jjjjj_@YYY$If$$Ifl44F!0 
al        jjjjj_@YYY$If$$Ifl44F!0 
t&&&04
t&&&04
l`
l`
aljjjjjkLkMkOkRkpkd^^^^^d^^^$If$$IflF!0        
aljjjjjkLkMkOkRkpkd^^^^^d^^^$If$$IflF!0        
t04
t04
l`
l`
al
al
pkkkkkkloll^8$$IflF!0     
pkkkkkkloll^8$$IflF!0     
t04
t04
l`
l`
al$Iflllmmm@mFmMmYmdb```^XXX$If$$IflF!0    
al$Iflllmmm@mFmMmYmdb```^XXX$If$$IflF!0    
t04
t04
l`
l`
al        YmZm`mamjm_DYYY$If$$Ifl44 F!0 
al        YmZm`mamjm_DYYY$If$$Ifl44 F!0 
t&&&04
t&&&04
l`
l`
aljmkmnmqmmmmmmmmd^^^d<^^^d,^$If$$IflF!0        
aljmkmnmqmmmmmmmmd^^^d<^^^d,^$If$$IflF!0        
t04
t04
l`
l`
al
al
mmmmmmmm
nn^$$IflF!0     
mmmmmmmm
nn^$$IflF!0     
t04
t04
l`
l`
al$If    nnnnnnoo%o1odb```^XXX$If$$IflF!0 
al$If    nnnnnnoo%o1odb```^XXX$If$$IflF!0 
t04
t04
l`
l`
al        1o2o7o8oAo_@YYY$If$$Ifl44F!0 
al        1o2o7o8oAo_@YYY$If$$Ifl44F!0 
t&&&04
t&&&04
l`
l`
alAoBoDoGofogoiolooood^^^dh^^^dt^$If$$IflF!0        
alAoBoDoGofogoiolooood^^^dh^^^dt^$If$$IflF!0        
t04
t04
l`
l`
al
al
oooooooo p&p-p^\ZZZX$$IflF!0     
oooooooo p&p-p^\ZZZX$$IflF!0     
t04
t04
l`
l`
al$If
al$If
-p9p:p@pApJpZD$$Ifl4F!0     
-p9p:p@pApJpZD$$Ifl4F!0     
t&&&04
t&&&04
l`
l`
al$IfJpKpPpSppppppppd0^^^d<^^^dl^$If$$IflF!0    
al$IfJpKpPpSppppppppd0^^^d<^^^dl^$If$$IflF!0    
t04
t04
l`
l`
al
al
pppppqqq@qFqMq^\ZZZX$$IflF!0     
pppppqqq@qFqMq^\ZZZX$$IflF!0     
t04
t04
l`
l`
al$If
al$If
MqYqZq`qaqjqZD$$Ifl4 F!0     
MqYqZq`qaqjqZD$$Ifl4 F!0     
t&&&04
t&&&04
l`
l`
al$Ifjqkqpqsqqd^^^$If$$IflF!0    
al$Ifjqkqpqsqqd^^^$If$$IflF!0    
t04
t04
l`
l`
alqqqqrr*r0r7rCrdb```^XXX$If$$IflF!0        
alqqqqrr*r0r7rCrdb```^XXX$If$$IflF!0        
t04
t04
l`
l`
al        CrDrJrKrTr_DYYY$If$$Ifl44DF!0 
al        CrDrJrKrTr_DYYY$If$$Ifl44DF!0 
t&&&04
t&&&04
l`
l`
alTrUrZr]rrd^^^$If$$IflF!0        
alTrUrZr]rrd^^^$If$$IflF!0        
t04
t04
l`
l`
alrrrrrrsss%sdb```^XXX$If$$IflF!0        
alrrrrrrsss%sdb```^XXX$If$$IflF!0        
t04
t04
l`
l`
al        rrs&sttttttWuqu|v}vvvvvDw^wwwx
xxxxxxxxxyyQykyyyyyyyƅDžȅʅμ^JmHnHtH$ujU^JnH$tH$jiU^JnH$tH$Hhcf^JnH$tH$"jHhcfU^JnH$tH$^JnH$tH$jiU
HhܢcfjHhܢcfUmHnHu5\    jU7%s&s+s,s5s_@YYY$If$$Ifl44F!0      
al        rrs&sttttttWuqu|v}vvvvvDw^wwwx
xxxxxxxxxyyQykyyyyyyyƅDžȅʅμ^JmHnHtH$ujU^JnH$tH$jiU^JnH$tH$Hhcf^JnH$tH$"jHhcfU^JnH$tH$^JnH$tH$jiU
HhܢcfjHhܢcfUmHnHu5\    jU7%s&s+s,s5s_@YYY$If$$Ifl44F!0      
t&&&04
t&&&04
l`
l`
al5s6s8s:sKszssssssd^^^^^^d4^^$If$$IflF!0        
al5s6s8s:sKszssssssd^^^^^^d4^^$If$$IflF!0        
t04
t04
l`
l`
al
al
sst9t:ttHt\tqtt^p$$IflF!0  
sst9t:ttHt\tqtt^p$$IflF!0  
t04
t04
l`
l`
al$If
al$If
ttuu.u/uWu]udupudb```^XXX$If$$IflF!0 
ttuu.u/uWu]udupudb```^XXX$If$$IflF!0 
t04
t04
l`
l`
al        puquwuzuu_YYY$If$$Ifl44F!0 
al        puquwuzuu_YYY$If$$Ifl44F!0 
t&&&04
t&&&04
l`
l`
aluuuuuuuu5v6v:vd^^^d^^^d^$If$$IflF!0        
aluuuuuuuu5v6v:vd^^^d^^^d^$If$$IflF!0        
t04
t04
l`
l`
al
al
:v=vuvvvvvvvww^\ZZZZX&$$IflF!0     
:v=vuvvvvvvvww^\ZZZZX&$$IflF!0     
t04
t04
l`
l`
al$If    wDwJwQw]w^wdwewnwWD$$Ifl44F!0 
al$If    wDwJwQw]w^wdwewnwWD$$Ifl44F!0 
t&&&04
t&&&04
l`
l`
al$Ifnwowtwwwwwwwwd^^^d^^^$If$$IflF!0        
al$Ifnwowtwwwwwwwwd^^^d^^^$If$$IflF!0        
t04
t04
l`
l`
alww%x2xHxIxxxxxxdb`````^XX$If$$IflF!0        
alww%x2xHxIxxxxxxdb`````^XX$If$$IflF!0        
t04
t04
l`
l`
al
al
xxxxxxYT$$Ifl44F!8     
xxxxxxYT$$Ifl44F!8     
t&&&04
t&&&04
l`
l`
al$Ifxxy!y3y4yQyWy^yjydb```^XXX$If$$IflF!8    
al$Ifxxy!y3y4yQyWy^yjydb```^XXX$If$$IflF!8    
t04
t04
l`
l`
al        jykypysyy_TYYY$If$$Ifl44 Ff!< 
al        jykypysyy_TYYY$If$$Ifl44 Ff!< 
t&&&04
t&&&04
l`
l`
ayyyyyydb```$$IflFf!<        
ayyyyyydb```$$IflFf!<        
t04
t04
l`
l`
ayyyz8zzuC-EƀcCEƀcz   {9{}{y6C-EƀcC-EƀcC-Eƀc}{{|~ǀȀڂ҆]^|<$a$C-Eƀcʅ˅҆=Oƈ%,SZabxyz{_`vwno:;PQSTl     8<=dmu5\mHsHmHsHj|Ujf|Uj{UmHnHu     jU5\^JnH$tH$"jHhcfU^JnH$tH$F<=ORUX[^adgjmpsvy|Ffj$If$Ifi$$IfF4!!   
ayyyz8zzuC-EƀcCEƀcz   {9{}{y6C-EƀcC-EƀcC-Eƀc}{{|~ǀȀڂ҆]^|<$a$C-Eƀcʅ˅҆=Oƈ%,SZabxyz{_`vwno:;PQSTl     8<=dmu5\mHsHmHsHj|Ujf|Uj{UmHnHu     jU5\^JnH$tH$"jHhcfU^JnH$tH$F<=ORUX[^adgjmpsvy|Ffj$If$Ifi$$IfF4!!   
064
064
F`
F`
aFLjʈԈ׈ڈ݈       FfzqFfm$If!$%+,/258;>@i$$IfF4!!     
aFLjʈԈ׈ڈ݈       FfzqFfm$If!$%+,/258;>@i$$IfF4!!     
064
064
F`
F`
aFFfqt$If@BDFHJLNPRSYZ6i$$IfF4!!     
aFFfqt$If@BDFHJLNPRSYZ6i$$IfF4!!     
064
064
F`
F`
aFFf-x$IfÉYH$$Ifl44F!0      
aFFf-x$IfÉYH$$Ifl44F!0      
t&&&04
t&&&04
l`
l`
al$Ifdd^^^^^d^^^$If$$IflF!0    
al$Ifdd^^^^^d^^^$If$$IflF!0    
t04
t04
l`
l`
al
al
ȌɌ̌όٌ0^|^$$IflF!0     
ȌɌ̌όٌ0^|^$$IflF!0     
t04
t04
l`
l`
al$If
al$If
5jknq^$$IflF!0     
5jknq^$$IflF!0     
t04
t04
l`
l`
al$If
al$If
56d@^^^d^^^^d$If$$IflF!0 
56d@^^^d^^^^d$If$$IflF!0 
t04
t04
l`
l`
al
al
6:=Qď^8^t$$IflF!0     
6:=Qď^8^t$$IflF!0     
t04
t04
l`
l`
al$If
al$If
ː^^$$IflF!0     
ː^^$$IflF!0     
t04
t04
l`
l`
al$If
al$If
34klry^\Z$$IflF!0     
34klry^\Z$$IflF!0     
t04
t04
l`
l`
al$If
al$If
_YYYY$If$$Ifl44,F!0 
_YYYY$If$$Ifl44,F!0 
t&&&04
t&&&04
l`
l`
al<
al<

db`^```XXX$If$$IflF!0  

db`^```XXX$If$$IflF!0  
t04
t04
l`
l`
al
al
"%(+.1478<=g$$IfF4!! 
"%(+.1478<=g$$IfF4!! 
04
04
F`
F`
aFFfX}$If=@CFILOQSUWY[]_acdfjmvx{~Ff$IfÕƕɕ̕ϕҕӕٕFfFfʄ$Ifӕٕ&'()A[ɘʘ_`xyz|} !9:;=>2Lʟ˟͟Ο۠ܠ qrѸjCJUmHnHujUjUj,UjUj6UmHnHu       jU5\Jٕڕݕ$Ifi$$IfF4!!     
aFFfX}$If=@CFILOQSUWY[]_acdfjmvx{~Ff$IfÕƕɕ̕ϕҕӕٕFfFfʄ$Ifӕٕ&'()A[ɘʘ_`xyz|} !9:;=>2Lʟ˟͟Ο۠ܠ qrѸjCJUmHnHujUjUj,UjUj6UmHnHu       jU5\Jٕڕݕ$Ifi$$IfF4!!     
064
064
F`
F`
aF@AGNZ6i$$IfF4!!   
aF@AGNZ6i$$IfF4!!   
064
064
F`
F`
aFFfz$If  Z[ad_YYY$If$$Ifl44F!0 
aFFfz$If  Z[ad_YYY$If$$Ifl44F!0 
t&&&0!4
t&&&0!4
l`
l`
aldH^^^^^dX^^^$If$$IflF!0        
aldH^^^^^dX^^^$If$$IflF!0        
t0!4
t0!4
l`
l`
al
al
M        
M        

l%&+^p^D$$IflF!0  

l%&+^p^D$$IflF!0  
t0!4
t0!4
l`
l`
al$If
al$If
+,679<E^^h$$IflF!0     
+,679<E^^h$$IflF!0     
t0!4
t0!4
l`
l`
al$If
al$If
ab^^$$IflF!0     
ab^^$$IflF!0     
t0!4
t0!4
l`
l`
al$If
al$If
bdg{ޜߜ^^$$IflF!0     
bdg{ޜߜ^^$$IflF!0     
t0!4
t0!4
l`
l`
al$If
al$If
BCEH[^T^$$IflF!0     
BCEH[^T^$$IflF!0     
t0!4
t0!4
l`
l`
al$If
al$If
128?K^\Z$$IflF!0     
128?K^\Z$$IflF!0     
t0!4
t0!4
l`
l`
al$If
al$If
KLQTl_YYYY$If$$Ifl44F!0 
KLQTl_YYYY$If$$Ifl44F!0 
t&&&04
t&&&04
l`
l`
alBdb`^\$$IflF!0        
alBdb`^\$$IflF!0        
t04
t04
l`
l`
alBb7~y644C-Eƀc
C-EƀcC-Eƀc3Ӥylljh
-
alBb7~y644C-Eƀc
C-EƀcC-Eƀc3Ӥylljh
-
&Fh^h`C-EƀcC-Eƀcz˧̧ywrrp$a$C-EƀcC-EƀcUy6C-EƀcC-EƀcC-Eƀcɪتy64/$a$C-Eƀc C-EƀcC-Eƀc֫?w4C-Eƀc#C-Eƀc"C-Eƀc!?ywrwwp$a$C-Eƀc%C-Eƀc$Ѱy6C-Eƀc(C-Eƀc'C-Eƀc&70ݲ޲ҳywuwwwswwwwu6C-Eƀc*C-Eƀc)
H       RsC-Eƀc,C-Eƀc+
ѸҸOP'Z$-./5689<=cde}~źźjU0JjU0JmHnHu0J
j0JU B*ph       B*phjUmHnHumH$sH$6]o(mHnHujU       jUBR¾þԾklnC-Eƀc.C-Eƀc-$a$
&Fh^h`C-EƀcC-Eƀcz˧̧ywrrp$a$C-EƀcC-EƀcUy6C-EƀcC-EƀcC-Eƀcɪتy64/$a$C-Eƀc C-EƀcC-Eƀc֫?w4C-Eƀc#C-Eƀc"C-Eƀc!?ywrwwp$a$C-Eƀc%C-Eƀc$Ѱy6C-Eƀc(C-Eƀc'C-Eƀc&70ݲ޲ҳywuwwwswwwwu6C-Eƀc*C-Eƀc)
H       RsC-Eƀc,C-Eƀc+
ѸҸOP'Z$-./5689<=cde}~źźjU0JjU0JmHnHu0J
j0JU B*ph       B*phjUmHnHumH$sH$6]o(mHnHujU       jUBR¾þԾklnC-Eƀc.C-Eƀc-$a$
UywwwwC-Eƀc0C-Eƀc/U>vy64C-Eƀc3C-Eƀc2C-Eƀc1vy6C-Eƀc6C-Eƀc5C-Eƀc4WXspC-Eƀc8C$C-Eƀc79~y6C-Eƀc;C-Eƀc:C-Eƀc945y644C-Eƀc>C-Eƀc=C-Eƀc<5Idu2C-EƀcAC-Eƀc@C-Eƀc?dHy6C-EƀcDC-EƀcCC-EƀcBHrs1ywwuwwwswC-EƀcFC-EƀcE
UywwwwC-Eƀc0C-Eƀc/U>vy64C-Eƀc3C-Eƀc2C-Eƀc1vy6C-Eƀc6C-Eƀc5C-Eƀc4WXspC-Eƀc8C$C-Eƀc79~y6C-Eƀc;C-Eƀc:C-Eƀc945y644C-Eƀc>C-Eƀc=C-Eƀc<5Idu2C-EƀcAC-Eƀc@C-Eƀc?dHy6C-EƀcDC-EƀcCC-EƀcBHrs1ywwuwwwswC-EƀcFC-EƀcE
[8Ly644C-EƀcIC-EƀcHC-EƀcGLMs*sC-EƀcJCEƀc
[8Ly644C-EƀcIC-EƀcHC-EƀcGLMs*sC-EƀcJCEƀc
*Nqy6C-EƀcMC-EƀcLC-EƀcKFG[L
$a$6C-EƀcNLey6C-EƀcQC-EƀcPC-EƀcOwxPQcywuwwuwwuwwuC-EƀcSC-EƀcR
c0#D]ssC-EƀcUC-EƀcT
*Nqy6C-EƀcMC-EƀcLC-EƀcKFG[L
$a$6C-EƀcNLey6C-EƀcQC-EƀcPC-EƀcOwxPQcywuwwuwwuwwuC-EƀcSC-EƀcR
c0#D]ssC-EƀcUC-EƀcT
sywuwC-EƀcWC-EƀcV&23Oy642C-EƀcZC-EƀcYC-EƀcXO    
sywuwC-EƀcWC-EƀcV&23Oy642C-EƀcZC-EƀcYC-EƀcXO    
:;<     
:;<     
$a$
$a$
$dN
$dN
]^ 
]^ 
   jƓUj_?@
   jƓUj_?@
CJUV    jUCJmH$sH$0JmHnHu0J
j0JU     B*ph2/K]^mno$a$
$a$<
CJUV    jUCJmH$sH$0JmHnHu0J
j0JU     B*ph2/K]^mno$a$
$a$<
000&PP/R / =!"#$%X02   00&P/R / =!"#$%X/0P/R / =!"#$%vnRw]SEY2PNG
000&PP/R / =!"#$%X02   00&P/R / =!"#$%X/0P/R / =!"#$%vnRw]SEY2PNG



IHDR
LogAMA    pHYs%RyIDATxQLwO[!⇚*exhBVJ:W  X'DT&s‘BEMJ1j%5PQ%ia0J2Hrk(CpV}2g0c{&~3O,7yz7&_{Y

IHDR
LogAMA    pHYs%RyIDATxQLwO[!⇚*exhBVJ:W  X'DT&s‘BEMJ1j%5PQ%ia0J2Hrk(CpV}2g0c{&~3O,7yz7&_{Y
9       @r2$eIʐ!'(CNP9        @r2$eIʐ!'(CNP@V;g>Tm.r9~mqy#įmET S^^
-{'Fp^knߐDj_CBMFoe1PN{x48|`c6ڜ Oһn_O~9Wu;vd{a'į=%z]NlRNG_z(~F{߄C?mm3O|cnG5ߘ[sZK9i?Y$ٻNb.Boz^'I]>)c)c9h9~MK$HHT17n>TQZxU
9       @r2$eIʐ!'(CNP9        @r2$eIʐ!'(CNP@V;g>Tm.r9~mqy#įmET S^^
-{'Fp^knߐDj_CBMFoe1PN{x48|`c6ڜ Oһn_O~9Wu;vd{a'į=%z]NlRNG_z(~F{߄C?mm3O|cnG5ߘ[sZK9i?Y$ٻNb.Boz^'I]>)c)c9h9~MK$HHT17n>TQZxU
SaLyRWUazY^&Ov7l(-q(ofG]>d(#KÝk};T¯o_>g>}C7Ϊe0qEGꦣ! ~mPO>㨩*7V-`z_:WJ}-ӚMk>"A3ۑ@sQ1f;f;s
>\vRr fTzC,IZ\Xqz|ҜDavzgGŨj;x6  F(
SaLyRWUazY^&Ov7l(-q(ofG]>d(#KÝk};T¯o_>g>}C7Ϊe0qEGꦣ! ~mPO>㨩*7V-`z_:WJ}-ӚMk>"A3ۑ@sQ1f;f;s
>\vRr fTzC,IZ\Xqz|ҜDavzgGŨj;x6  F(
;5S\y{d56YyH/vvq?K0N1weD㺐~H*9)]uZjUaeo:mo\ZYZ?̎m[=!9){Ƃ9M6Y霑\LH\N76U
;5S\y{d56YyH/vvq?K0N1weD㺐~H*9)]uZjUaeo:mo\ZYZ?̎m[=!9){Ƃ9M6Y霑\LH\N76U
;29~m_k63SxII8j<`UvdoO_ꜹrPA%$H=>8zdv$B&fryia6k$U]j4KT5TSG$@ND/E#GlΐD}s؊vd/1ӔsyCd^s2yrRYNҥ�h6hl~ub.Q#mYZR840%k
;29~m_k63SxII8j<`UvdoO_ꜹrPA%$H=>8zdv$B&fryia6k$U]j4KT5TSG$@ND/E#GlΐD}s؊vd/1ӔsyCd^s2yrRYNҥ�h6hl~ub.Q#mYZR840%k
]Vr|7%L,Mrn:jٽɧS,פ]n;Gg'S8@VANJԆIW9Uagf)BuUeӶFd_IK(.z#V4db.ۗo6X0t&5ftI_PJjʎ>L%_̺”֒
]Vr|7%L,Mrn:jٽɧS,פ]n;Gg'S8@VANJԆIW9Uagf)BuUeӶFd_IK(.z#V4db.ۗo6X0t&5ftI_PJjʎ>L%_̺”֒
pPOMNjYTC+|̂VK6Dc*>zvp^%S|c.B=        ߾y}hlo?|.'E͟gu*J鏍      FUUe%7*$C=)]d]VH(.3Q+0
pPOMNjYTC+|̂VK6Dc*>zvp^%S|c.B=        ߾y}hlo?|.'E͟gu*J鏍      FUUe%7*$C=)]d]VH(.3Q+0
NWL|a!hloy-Av4?bwvVWR@1$3Y?i1>$U䘈BpIS9M[\`3gɅȗfj  \qv<L2[zd7vK׋R$_"P*9NiȞ|uM.G*LL^/g̻eyKCۏsUUo?jx]mٰd4ɄVYBOSu\B?R?]I^#َ>x2xГj7tX3#QU
NWL|a!hloy-Av4?bwvVWR@1$3Y?i1>$U䘈BpIS9M[\`3gɅȗfj  \qv<L2[zd7vK׋R$_"P*9NiȞ|uM.G*LL^/g̻eyKCۏsUUo?jx]mٰd4ɄVYBOSu\B?R?]I^#َ>x2xГj7tX3#QU
U~>t^
PO!ISA]:uL
.QIEt\P,ɧۗC!w75?hl_),}!dG      9       X!iqy㠥!׀_eITS;.tTo'U[mhcVO2&)zr):̪sݓXap< b,z *)6$Q
m#Iq˫N{
4*i<%3/Vz7O_d"
hܽ*4G*D'G,X/=,U_!俞Ϊ3ǯj85      $*\עAN"̻(CNP9 `4qANJd4͹KGv̎/6X=&d-
U~>t^
PO!ISA]:uL
.QIEt\P,ɧۗC!w75?hl_),}!dG      9       X!iqy㠥!׀_eITS;.tTo'U[mhcVO2&)zr):̪sݓXap< b,z *)6$Q
m#Iq˫N{
4*i<%3/Vz7O_d"
hܽ*4G*D'G,X/=,U_!俞Ϊ3ǯj85      $*\עAN"̻(CNP9 `4qANJd4͹KGv̎/6X=&d-
>0 }ګk/_hQ[tF۫o򌭬EKुzRfGҐD1Ѡe֚c$@VA=)91u?FcGvhZ94$[Ϳ/)"me}*
z]yI!diem݇{`)*0B     %AnҊ =?!럖j#ag9-FcPZ*M3{K7JgQpA،xx!ҥoҫA,^@
!'ix]^KfG݄}B߅VgGy(K}bnt-B>Š׹6:[w]ҦoO]Zcx='s.1m\N8FB?^Ҿ{Zx! ~tWciEpT;!OJ0IHjv+0Fcޱ.!{p}Q،xfwN#HacgKn46qַ"^,&)#.zF}Đ"GK8zVT6#gx@BCdh!\VoD͡Oj!<zn4vR/**0
>0 }ګk/_hQ[tF۫o򌭬EKुzRfGҐD1Ѡe֚c$@VA=)91u?FcGvhZ94$[Ϳ/)"me}*
z]yI!diem݇{`)*0B     %AnҊ =?!럖j#ag9-FcPZ*M3{K7JgQpA،xx!ҥoҫA,^@
!'ix]^KfG݄}B߅VgGy(K}bnt-B>Š׹6:[w]ҦoO]Zcx='s.1m\N8FB?^Ҿ{Zx! ~tWciEpT;!OJ0IHjv+0Fcޱ.!{p}Q،xfwN#HacgKn46qַ"^,&)#.zF}Đ"GK8zVT6#gx@BCdh!\VoD͡Oj!<zn4vR/**0
=K8ɉъTe"{~py:4S0uLH#=΋K'P,ѿҸfuku_i9=mڜPOJT.Ҋ`o̎    %hv6#N{v]UYJ$vPޱ1X"/,V4䙐do",f['!dF\I~@?9/V4$j#W`4:I஋)ig̬ {N$ԓR'CJRiwf6D]>^
=K8ɉъTe"{~py:4S0uLH#=΋K'P,ѿҸfuku_i9=mڜPOJT.Ҋ`o̎    %hv6#N{v]UYJ$vPޱ1X"/,V4䙐do",f['!dF\I~@?9/V4$j#W`4:I஋)ig̬ {N$ԓR'CJRiwf6D]>^
K߳mb3S6nqwΣ.M8p5;+B8t)Lg,&k/OyH-+p_)
K߳mb3S6nqwΣ.M8p5;+B8t)Lg,&k/OyH-+p_)
iIڠݟBVl
iIڠݟBVl
#ꋚ:>tMYW`eZFrT,wfB߅cy        goЪv.Hw[?LyF0?K8F^}az&=tq&]ko,7XkwK،=o,F    x]_=
#ꋚ:>tMYW`eZFrT,wfB߅cy        goЪv.Hw[?LyF0?K8F^}az&=tq&]ko,7XkwK،=o,F    x]_=
ރ=kkfG?k7XF82II7zf\~Wd`bs_?5%A}eĴ$J_z}T
zN|P6pFj'%:{
ރ=kkfG?k7XF82II7zf\~Wd`bs_?5%A}eĴ$J_z}T
zN|P6pFj'%:{
u9=G,6,hlie}iE$|ygK5$B4$I|
(ݲbGq#obnOλ>{?|]`b
u9=G,6,hlie}iE$|ygK5$B4$I|
(ݲbGq#obnOλ>{?|]`b
tA4>ɐ+dQh*suIk}MfSAcD{8[ј͚m#޷ /}    X/f[1@6@72$eIʐ!'(CNP9       @r2$eIʐ=.xIENDB``!3޼Yn8]'̲+bS3x|w9gH2ppZ-FZY3k--%F.W$hIr%$Whu+WZ9y;߷S'u瞯k;s_ΦG)A:?7um"uw}gu:[umr[|pyNM-wM}rBtv46t)&0].Q%(vn.YKMҥz.R*7N7]ổ긾PSS.h1ӔG+U
|G/P/nߟ   ѭ(Ι~9KQc.DwCQ3()_'1-o񟜄1)]6s(Rsyg^P٭t&5os7(ySprϿ´}6\GSJ=zLB\
tA4>ɐ+dQh*suIk}MfSAcD{8[ј͚m#޷ /}    X/f[1@6@72$eIʐ!'(CNP9       @r2$eIʐ=.xIENDB``!3޼Yn8]'̲+bS3x|w9gH2ppZ-FZY3k--%F.W$hIr%$Whu+WZ9y;߷S'u瞯k;s_ΦG)A:?7um"uw}gu:[umr[|pyNM-wM}rBtv46t)&0].Q%(vn.YKMҥz.R*7N7]ổ긾PSS.h1ӔG+U
|G/P/nߟ   ѭ(Ι~9KQc.DwCQ3()_'1-o񟜄1)]6s(Rsyg^P٭t&5os7(ySprϿ´}6\GSJ=zLB\
S/JKRI=#M'v[RwR7RWIM?:%ԗP/>z&TIGQN-mk*XۏS/Fk/,yөH=zo]ބzuRA}=ԋQϧK=h	cޑzϹҭ퇩^F}-S/>z6#MvԛRwR3.m~N[R/z3'SOޟzRn~ީUNm?Bv|골PO>z"꽩wފ@m?퇨量z+SK=z4#'PGH-;멟vh{CPM}3ԗS_L}6i3PJ}>ԻQoM)uvm?e
S/JKRI=#M'v[RwR7RWIM?:%ԗP/>z&TIGQN-mk*XۏS/Fk/,yөH=zo]ބzuRA}=ԋQϧK=h	cޑzϹҭ퇩^F}-S/>z6#MvԛRwR3.m~N[R/z3'SOޟzRn~ީUNm?Bv|골PO>z"꽩wފ@m?퇨量z+SK=z4#'PGH-;멟vh{CPM}3ԗS_L}6i3PJ}>ԻQoM)uvm?e
菉z)RI}*     ԓޟzOꝩJHMOش=ԷS_G}%SA=z*QPNk~֪ǩ6k\yԳ>z~ԻPބOz-1QC}0;BkP7Pޭ_sR_0wPNPn}'@?1w_>S>}~^SwfmƬQX?+0Y=V#zXoQP#>]RԯnIۿ2i'I}7L9OS$C} SJ=z8?Fm>Sk_1S-;Qzu
@
菉z)RI}*     ԓޟzOꝩJHMOش=ԷS_G}%SA=z*QPNk~֪ǩ6k\yԳ>z~ԻPބOz-1QC}0;BkP7Pޭ_sR_0wPNPn}'@?1w_>S>}~^SwfmƬQX?+0Y=V#zXoQP#>]RԯnIۿ2i'I}7L9OS$C} SJ=z8?Fm>Sk_1S-;Qzu
@
H]oRQNPo~ԛQwQIO
H]oRQNPo~ԛQwQIO
g?_,9>XéޗԯFN+ѾP8ſ[Q@7GQOC}ԗQ_E}#˩^EHgSIR+o^F}?OQ?G`ޑzԇRM=z.ԋ/f;~iA$H#wޏzQϢG}.EWP_C}]Q?N,`mowC=(sϠ>ꫨG~1DCC%{RO}dO>BKR@}'+~%Tۛj{kݨ>P)3O>b˩nWR?M]0moA=z'PA=z|s:߮{-US=TmwE?$3O^@}!ԷPI 
g?_,9>XéޗԯFN+ѾP8ſ[Q@7GQOC}ԗQ_E}#˩^EHgSIR+o^F}?OQ?G`ޑzԇRM=z.ԋ/f;~iA$H#wޏzQϢG}.EWP_C}]Q?N,`mowC=(sϠ>ꫨG~1DCC%{RO}dO>BKR@}'+~%Tۛj{kݨ>P)3O>b˩nWR?M]0moA=z'PA=z|s:߮{-US=TmwE?$3O^@}!ԷPI 
g_4h{Sލz4AGROM}BꋩzS~ިFmoA#c'PM=z.|Eԋ{~z5uIۛ.{SH}tygQ_D}57REqUkܬmwE=zTgP/z     uԷPC P7h3@[RoG'hC>z6/eS?Ls-mh{kK}(3RMrꫩoG^M]'ۛX=zQA},yR_D}5ԷQER.S:VnX6cuN=z%WQ_G};=ԏP?AQJ=zigS_L}97SMJꧩ @moA=z'PA=z|sS_A}=mR?D$$vS[Q@7GQOC}ԗQ_E}#˩^Ez4nQoJIMشA;o^JBԧRϤL=zQ;SoK=yesD/Sޝzͩ8CۏS?D}mP_A}gQG}8wI ujkQj˩QM=zԇRއzGꭩSP?gS6m?L}?2z!ԳO>{RoG%u'u#3Vm?aPB}KPA=z*$ԣwޖzs65mhqwQH}
eQE=z:qQMVԛP7S~^;z1"sQM=z,;RoA=9W0˨bԧQϦB}$AԣwގzSNL~ƤRI}R%R/>z&dISޙz[mʨGSN}#UԗQO}GQOC7[QwS7S?km?D}/mS_A\ԳQA=z?=GRoAA]O^+~nꛩߣi{MۯF+pz@}8'SRԷRgԏQO]vmofo~;GPN}穿JMRԿ=uCC~-No~Pcԟ_6%Sz@j{O} {>ԟA}RWԿsjݩPRpRLP+ߢG?
福\riuSroWSL}ԏR?MxMI~㨏>z%WQ_G};=ԏP?Az2       ԧRI}!Ko~OQ@bfmoM>QJ=zigS_L}97SMJꧩ}/-GRA#QϢO}.b+^ꇨ~moEc'RE=zYS_F}ԷS/~zžgj;SޟzdԧR/z     R[~z3/PMmގz7QI=z6i/ZewS?L9z۵{P@}44Q/z;~ImoVԻPM=z"qөQE}ePH}rǩWQncj{[ݩGQD=zf-v|gjՏOS~MOvtQǧ8a}=>PPc=ǀڎi5qLpyz&u8ii- nbxHY{=1W=ILOqߘO"khq;h{ygHe>؈Yu֭e^ ^=5\M=KQ$(ňl('}#pPﭗ2ܯ|X>%S.00gumY-_X?1KU>3RwrMR~XykrPeg(˰le8E3
CYNw4Mo1^ZK|EvW>Ozyuw()C]<|c9>ۭ6qõ:kcpOci:OZC뱻XuJcI5S^g~g^c^SnY7674<W9ia^8dZ09pC??+Ǭ&Qg($/w~ɴbU8>RNDLF++PfU_?q>r)<šÿt׭UϭXFmf6D'׬_OkA!|vJ}Dk7ÜouW6󥞡V4VS'CKU\r}g[L|7j^uո}!>oT]p1M<+?|Iۚ*vzZ`݈Fm;thrlqLFڷxl+kltWj[AJmS!KoQ1j(	:ugb{1s=vSf5#}	^33ރruoou/]MgQVΠ{Gݮy(7ZLڈϚ-wz;}]Q,*[q㧶ޖƜ[_cAc2u`47eo}=wz^GbDeܿz捙^gyC]'u{6.R~	e)[iʽ<ݯR: ǧRYyh|"$ҔI=Y]6GFWYfu,3L23H]fbMXSˌˌeP2sI]q}Om<;4UOm7(br˲/,`ĚW/}j̺}~6ۥ-'wӺ?g>s>Uſ||-+5UnY[2l{1|b}nV^,k7㵆wϻi}.X#e5"]y3?V~i|*vTE\N)q.*s      8IUblv#@S>klMîԾpu_p^eևW[
×/_N:^>Va     mk&>_s޿yܩdpk(`PqgˆB\e2/\]TsS{*إRRZ}
RGq4Oÿr$kSNuW8K*bj[n
g_4h{Sލz4AGROM}BꋩzS~ިFmoA#c'PM=z.|Eԋ{~z5uIۛ.{SH}tygQ_D}57REqUkܬmwE=zTgP/z     uԷPC P7h3@[RoG'hC>z6/eS?Ls-mh{kK}(3RMrꫩoG^M]'ۛX=zQA},yR_D}5ԷQER.S:VnX6cuN=z%WQ_G};=ԏP?AQJ=zigS_L}97SMJꧩ @moA=z'PA=z|sS_A}=mR?D$$vS[Q@7GQOC}ԗQ_E}#˩^Ez4nQoJIMشA;o^JBԧRϤL=zQ;SoK=yesD/Sޝzͩ8CۏS?D}mP_A}gQG}8wI ujkQj˩QM=zԇRއzGꭩSP?gS6m?L}?2z!ԳO>{RoG%u'u#3Vm?aPB}KPA=z*$ԣwޖzs65mhqwQH}
eQE=z:qQMVԛP7S~^;z1"sQM=z,;RoA=9W0˨bԧQϦB}$AԣwގzSNL~ƤRI}R%R/>z&dISޙz[mʨGSN}#UԗQO}GQOC7[QwS7S?km?D}/mS_A\ԳQA=z?=GRoAA]O^+~nꛩߣi{MۯF+pz@}8'SRԷRgԏQO]vmofo~;GPN}穿JMRԿ=uCC~-No~Pcԟ_6%Sz@j{O} {>ԟA}RWԿsjݩPRpRLP+ߢG?
福\riuSroWSL}ԏR?MxMI~㨏>z%WQ_G};=ԏP?Az2       ԧRI}!Ko~OQ@bfmoM>QJ=zigS_L}97SMJꧩ}/-GRA#QϢO}.b+^ꇨ~moEc'RE=zYS_F}ԷS/~zžgj;SޟzdԧR/z     R[~z3/PMmގz7QI=z6i/ZewS?L9z۵{P@}44Q/z;~ImoVԻPM=z"qөQE}ePH}rǩWQncj{[ݩGQD=zf-v|gjՏOS~MOvtQǧ8a}=>PPc=ǀڎi5qLpyz&u8ii- nbxHY{=1W=ILOqߘO"khq;h{ygHe>؈Yu֭e^ ^=5\M=KQ$(ňl('}#pPﭗ2ܯ|X>%S.00gumY-_X?1KU>3RwrMR~XykrPeg(˰le8E3
CYNw4Mo1^ZK|EvW>Ozyuw()C]<|c9>ۭ6qõ:kcpOci:OZC뱻XuJcI5S^g~g^c^SnY7674<W9ia^8dZ09pC??+Ǭ&Qg($/w~ɴbU8>RNDLF++PfU_?q>r)<šÿt׭UϭXFmf6D'׬_OkA!|vJ}Dk7ÜouW6󥞡V4VS'CKU\r}g[L|7j^uո}!>oT]p1M<+?|Iۚ*vzZ`݈Fm;thrlqLFڷxl+kltWj[AJmS!KoQ1j(	:ugb{1s=vSf5#}	^33ރruoou/]MgQVΠ{Gݮy(7ZLڈϚ-wz;}]Q,*[q㧶ޖƜ[_cAc2u`47eo}=wz^GbDeܿz捙^gyC]'u{6.R~	e)[iʽ<ݯR: ǧRYyh|"$ҔI=Y]6GFWYfu,3L23H]fbMXSˌˌeP2sI]q}Om<;4UOm7(br˲/,`ĚW/}j̺}~6ۥ-'wӺ?g>s>Uſ||-+5UnY[2l{1|b}nV^,k7㵆wϻi}.X#e5"]y3?V~i|*vTE\N)q.*s      8IUblv#@S>klMîԾpu_p^eևW[
×/_N:^>Va     mk&>_s޿yܩdpk(`PqgˆB\e2/\]TsS{*إRRZ}
RGq4Oÿr$kSNuW8K*bj[n

X[=

X[=
eRGv5-sO+4_r>=]ܗ2'_\eng̉keb9CߠGbXxeN\vp~0ipkE*MjWrL2#.4v/G|b9lMpO_(ޮ.GQ2}{1[,Gbr$K.GΉ^_'ʸvr;H2kWrtX[rA;kWr$.u   Ϻ~*S+qbAr?a2*bXx
v)v>,Qն_sM^vgu}       +{YUkGqMÿ|*Kx6
eRGv5-sO+4_r>=]ܗ2'_\eng̉keb9CߠGbXxeN\vp~0ipkE*MjWrL2#.4v/G|b9lMpO_(ޮ.GQ2}{1[,Gbr$K.GΉ^_'ʸvr;H2kWrtX[rA;kWr$.u   Ϻ~*S+qbAr?a2*bXx
v)v>,Qն_sM^vgu}       +{YUkGqMÿ|*Kx6
^_/g~q
դ~L?>ɤ.GϚ..GL'LWn9ˑ8\JMGq܋b9%#1^r94)MʽQmtef_li]1ɗyL:8fVG|kb9qZ5Sc
^_/g~q
դ~L?>ɤ.GϚ..GL'LWn9ˑ8\JMGq܋b9%#1^r94)MʽQmtef_li]1ɗyL:8fVG|kb9qZ5Sc
vV[      [
vV[      [
+̈́e&F†a=a`-aNv&Dډia{`[``%%X&,Ešl`iUҎa`ak````yt8X",
+̈́e&F†a=a`-aNv&Dډia{`[``%%X&,Ešl`iUҎa`ak````yt8X",
fUI;$(l/ll=l5Vˇ`a        XXXGXX0L;VvV[[     [+MeR`#a`Ѱnv0'K
fUI;$(l/ll=l5Vˇ`a        XXXGXX0L;VvV[[     [+MeR`#a`Ѱnv0'K
ANX)V
ANX)V
˄%Ò`aQΰP
v))
˄%Ò`aQΰP
v))
66K%b`a``nv6P@i`{a`a+`Ű|X,
69`ziJݰͰŰٰiX
66K%b`a``nv6P@i`{a`a+`Ű|X,
69`ziJݰͰŰٰiX
l(l5)`v.V
l(l5)`v.V
[
[
[     
[     
K
uŒ6i'lҎVfr`QxX;9
J;kvv
6˂"aM`gIo[=vZX-kaޅ    {
K
uŒ6i'lҎVfr`QxX;9
J;kvv
6˂"aM`gIo[=vZX-kaޅ    {
!ؽ[an]`uH!S؇ބ
!ؽ[an]`uH!S؇ބ
.?vi`>:%س`&
3~I&G`o{쏰Gav3wk`A0Vi_YO;7`=3   xؽ[a]a7a-k%S^'cac``wkYaHOaޅ*%
.?vi`>:%س`&
3~I&G`o{쏰Gav3wk`A0Vi_YO;7`=3   xؽ[a]a7a-k%S^'cac``wkYaHOaޅ*%
`?(K>a^-=    {ll0-Nka!0{}{&UyG`	
v=I?=`>m{,lqdXpX_؍aa0;t}{kn6)`a1D(X:,66
`?(K>a^-=    {ll0-Nka!0{}{&UyG`	
v=I?=`>m{,lqdXpX_؍aa0;t}{kn6)`a1D(X:,66
V;lBm:â`aIdX&l*V+mU.viMa`#a)l4X!l1l%l-vV	;;;u`ai\X>V[
[;
V;lBm:â`aIdX&l*V+mU.viMa`#a)l4X!l1l%l-vV	;;;u`ai\X>V[
[;
;       5  
;       5  
K````k`a`*X
)-;,
K````k`a`*X
)-;,
K2a3`%:A        %
     ˆ̈́–V6`aa```ְ>XPhX,6V[[
;;
K2a3`%:A        %
     ˆ̈́–V6`aa```ְ>XPhX,6V[[
;;
;
95              e`sa`+`k````aga50w:b`QTXll>l      lll;l<"-4DZKXgXOXX2ll*l&l!l)V;Jk*5ll(,
[[[
;ä9¤Ez`#`i,X>l.
;
95              e`sa`+`k````aga50w:b`QTXll>l      lll;l<"-4DZKXgXOXX2ll*l&l!l)V;Jk*5ll(,
[[[
;ä9¤Ez`#`i,X>l.
 AZ;X7X4ll$,
+-v*a`z`XXl4,
ˇaaa;`{aGa'a0IZV.ް8X"l,[[[+Uj`6fimaaQxX,        +-NҜZz¢aC`#a`ٰBRJXl?0bl
 AZ;X7X4ll$,
+-v*a`z`XXl4,
ˇaaa;`{aGa'a0IZV.ް8X"l,[[[+Uj`6fimaaQxX,        +-NҜZz¢aC`#a`ٰBRJXl?0bl

ˀfÊ`aaa;``Gaa0UZHXX?Xll,[[[;;;mҚۤuua`|*:v y.-.%3'?l,666V

ˀfÊ`aaa;``Gaa0UZHXX?Xll,[[[;;;mҚۤuua`|*:v y.-.%3'?l,666V
     ]YҚ:u

2``aaakaaa`0}4GHXX?Xl,
ˇͅVöNNinVްX"l,[[+Ul.l%aBX    vV;s,66ˆMV`aas0}%F`|XQaͼG-oWWzxG=dFˎ6{ܳs{rO[_֋gs=gh޽!S6    38pJ;[+-f2a$X<,
     ]YҚ:u

2``aaakaaa`0}4GHXX?Xl,
ˇͅVöNNinVްX"l,[[+Ul.l%aBX    vV;s,66ˆMV`aas0}%F`|XQaͼG-oWWzxG=dFˎ6{ܳs{rO[_֋gs=gh޽!S6    38pJ;[+-f2a$X<,
fJ
fJ
vV[[[˃aqް.V&03!CQ^zjX1˅F``v..0l7VˆFa``MaN36i-RX	l!6	K%â`ama0UikN[Sa`XwXXsVv!8lll
lll.,uEšjviGa`;`aaaEٰ\Xl4l(,٤I;+m-f²a`#aC`Ѱv0';cv* lllV˄’`(XwX[Xs
VcVevV[[[˃aqް.V&03:@iGa{a;`aaŰ"X>,
Kz:Zaz9Jðݰ2ZJbX!l, u59aLΘUv¶Ja%TX&,ulFiUFiG`UeYX:l,
ks̰i'
¶Vasa,Xl,        kszizi`aaka˽{4e٤]66668lY+a[a>}        Kkfv6؝`M̓={&]؇a_þBҮu661ؓaކo؏@i"`]a
{49˰7``}
vV[[[˃aqް.V&03!CQ^zjX1˅F``v..0l7VˆFa``MaN36i-RX	l!6	K%â`ama0UikN[Sa`XwXXsVv!8lll
lll.,uEšjviGa`;`aaaEٰ\Xl4l(,٤I;+m-f²a`#aC`Ѱv0';cv* lllV˄’`(XwX[Xs
VcVevV[[[˃aqް.V&03:@iGa{a;`aaŰ"X>,
Kz:Zaz9Jðݰ2ZJbX!l, u59aLΘUv¶Ja%TX&,ulFiUFiG`UeYX:l,
ks̰i'
¶Vasa,Xl,        kszizi`aaka˽{4e٤]66668lY+a[a>}        Kkfv6؝`M̓={&]؇a_þBҮu661ؓaކo؏@i"`]a
{49˰7``}
-LfwJv=fX_]aá{l+#go`L.i.`a=}䚡k5l3l(4&\=]M"a]``qq,Xl.lll
ll8,&Izuua`|*:v	y$Mtu
%&f–Ja`;aaS0Yj

-LfwJv=fX_]aá{l+#go`L.i.`a=}䚡k5l3l(4&\=]M"a]``qq,Xl.lll
ll8,&Izuua`|*:v	y$Mtu
%&f–Ja`;aaS0Yj

KefÖ6v*aarVY*Ez`#`i,X>l.
vvv&?a(KEZ+XXoX,6
KefÖ6v*aarVY*Ez`#`i,X>l.
vvv&?a(KEZ+XXoX,6
ˁ͇͂-mmÎ`aTXuEÒ`ɰLTXl!V
ˁ͇͂-mmÎ`aTXuEÒ`ɰLTXl!V
     ;]ORa

        Keæ
     ;]ORa

        Keæ
aa+akaeݰðJ9.MQ
aa+akaeݰðJ9.MQ
XGXX,,6˅Ê`Űհj!MR
XGXX,,6˅Ê`Űհj!MR
XXoX,6˃͂--m킕Îê`50[4PY*`aQxX,   
>}~$S\;~c{9
&9%~c]=;1)7ٟ,33<"vʃ)'Luuօzn=b],zx¬Üa}MfqJY蕲Jx4)2"&cҔ#3gOLQ[rSxnsϭ|{^oϢ3r"Ʃ!sHc
XXoX,6˃͂--m킕Îê`50[4PY*`aQxX,   
>}~$S\;~c{9
&9%~c]=;1)7ٟ,33<"vʃ)'Luuօzn=b],zx¬Üa}MfqJY蕲Jx4)2"&cҔ#3gOLQ[rSxnsϭ|{^oϢ3r"Ʃ!sHc
>|αvMİ_Au)n4t<#zѠƼ{̥&+
>|αvMİ_Au)n4t<#zѠƼ{̥&+
tUCsCW^9nR6Gyl17uH.pmz
tUCsCW^9nR6Gyl17uH.pmz
~J{|υpfyuڮ%,>爋O2iY.z,kr]k=KZ7}m#.]tqz+k~gywy^۟S59AoTXcvDNyYhStP
wPzG{.~'Tk@7|&ڶG5<֙PjtNmsnLn=eHĴIu6?W+n+k_m|M_ky\|\
~J{|υpfyuڮ%,>爋O2iY.z,kr]k=KZ7}m#.]tqz+k~gywy^۟S59AoTXcvDNyYhStP
wPzG{.~'Tk@7|&ڶG5<֙PjtNmsnLn=eHĴIu6?W+n+k_m|M_ky\|\
cP_e~~
cP_e~~
gyU|
U|-Ɵ+A^?_߯_g37/n\z}^1
/M'ɽ![O5%"nҔ$KHvv       Z>[Co-we))").qm      wņ{?=)K}~Xrouy       O9u=>:"+3&O}z֊<`5ne4s@uV1Ҳ1)y]6gn,ir*vfgyEu~ye2*^C"\z>?yyE>L!_#Sh;
gyU|
U|-Ɵ+A^?_߯_g37/n\z}^1
/M'ɽ![O5%"nҔ$KHvv       Z>[Co-we))").qm      wņ{?=)K}~Xrouy       O9u=>:"+3&O}z֊<`5ne4s@uV1Ҳ1)y]6gn,ir*vfgyEu~ye2*^C"\z>?yyE>L!_#Sh;
g
g
=jB)=)$)ku
=jB)=)$)ku
%\?w
%\?w
pw
pw
kNk+N{(oiOgݛ|:gb^e_eѯnO29{
kNk+N{(oiOgݛ|:gb^e_eѯnO29{
q9t'׻\|]]Öz$&cGx-+l:a>>K=%'庖a?kœ{DyK
_Toc17116786{DyK
_Toc17116786{DyK
_Toc17116787{DyK
_Toc17116787{DyK
_Toc17116788{DyK
_Toc17116788{DyK
_Toc17116789{DyK
_Toc17116789{DyK
_Toc17116790{DyK
_Toc17116790{DyK
_Toc17116791{DyK
_Toc17116791{DyK
_Toc17116792{DyK
_Toc17116792{DyK
_Toc17116793{DyK
_Toc17116793{DyK
_Toc17116794{DyK
_Toc17116794{DyK
_Toc17116795{DyK
_Toc17116795{DyK
_Toc17116796{DyK
_Toc17116796{DyK
_Toc17116797{DyK
_Toc17116797{DyK
_Toc17116798{DyK
_Toc17116798{DyK
_Toc17116799{DyK
_Toc17116799{DyK
_Toc17116800{DyK
_Toc17116800{DyK
_Toc17116801{DyK
_Toc17116801{DyK
_Toc17116802{DyK
_Toc17116802{DyK
_Toc17116803{DyK
_Toc17116803{DyK
_Toc17116804{DyK
_Toc17116804{DyK
_Toc17116805{DyK
_Toc17116805{DyK
_Toc17116806{DyK
_Toc17116806{DyK
_Toc17116807{DyK
_Toc17116807{DyK
_Toc17116808{DyK
_Toc17116808{DyK
_Toc17116809{DyK
_Toc17116809{DyK
_Toc17116810{DyK
_Toc17116810{DyK
_Toc17116811{DyK
_Toc17116811{DyK
_Toc17116812{DyK
_Toc17116812{DyK
_Toc17116813{DyK
_Toc17116813{DyK
_Toc17116814{DyK
_Toc17116814{DyK
_Toc17116815{DyK
_Toc17116815{DyK
_Toc17116816{DyK
_Toc17116816{DyK
_Toc17116817{DyK
_Toc17116817{DyK
_Toc17116818{DyK
_Toc17116818{DyK
_Toc17116819{DyK
_Toc17116819{DyK
_Toc17116820{DyK
_Toc17116820{DyK
_Toc17116821{DyK
_Toc17116821{DyK
_Toc17116822{DyK
_Toc17116822{DyK
_Toc17116823{DyK
_Toc17116823{DyK
_Toc17116824{DyK
_Toc17116824{DyK
_Toc17116825{DyK
_Toc17116825{DyK
_Toc17116826{DyK
_Toc17116826{DyK
_Toc17116827{DyK
_Toc17116827{DyK
_Toc17116828{DyK
_Toc17116828{DyK
_Toc17116829{DyK
_Toc17116829{DyK
_Toc17116830{DyK
_Toc17116830{DyK
_Toc17116831{DyK
_Toc17116831{DyK
_Toc17116832{DyK
_Toc17116832{DyK
_Toc17116833{DyK
_Toc17116833{DyK
_Toc17116834{DyK
_Toc17116834{DyK
_Toc17116835{DyK
_Toc17116835{DyK
_Toc17116836{DyK
_Toc17116836{DyK
_Toc17116837{DyK
_Toc17116837{DyK
_Toc17116838{DyK
_Toc17116838{DyK
_Toc17116839{DyK
_Toc17116839{DyK
_Toc17116840{DyK
_Toc17116840{DyK
_Toc17116841{DyK
_Toc17116841{DyK
_Toc17116842{DyK
_Toc17116842{DyK
_Toc17116843{DyK
_Toc17116843{DyK
_Toc17116844{DyK
_Toc17116844{DyK
_Toc17116845{DyK
_Toc17116845{DyK
_Toc17116846{DyK
_Toc17116846{DyK
_Toc17116847{DyK
_Toc17116847{DyK
_Toc17116848{DyK
_Toc17116848{DyK
_Toc17116849{DyK
_Toc17116849{DyK
_Toc17116850{DyK
_Toc17116850{DyK
_Toc17116851{DyK
_Toc17116851{DyK
_Toc17116880{DyK
_Toc17116880{DyK
_Toc17116881{DyK
_Toc17116881{DyK
_Toc17116882{DyK
_Toc17116882{DyK
_Toc17116883{DyK
_Toc17116883{DyK
_Toc17116884{DyK
_Toc17116884{DyK
_Toc17116885{DyK
_Toc17116885{DyK
_Toc17116886{DyK
_Toc17116886{DyK
_Toc17116887{DyK
_Toc17116887{DyK
_Toc17116888{DyK
_Toc17116888{DyK
_Toc17116889{DyK
_Toc17116889{DyK
_Toc17116890{DyK
_Toc17116890{DyK
_Toc17116891{DyK
_Toc17116891{DyK
_Toc17116892{DyK
_Toc17116892{DyK
_Toc17116893{DyK
_Toc17116893{DyK
_Toc17116894{DyK
_Toc17116894{DyK
_Toc17116895{DyK
_Toc17116895{DyK
_Toc17116896{DyK
_Toc17116896{DyK
_Toc17116897{DyK
_Toc17116897{DyK
_Toc17116898{DyK
_Toc17116898{DyK
_Toc17116899{DyK
_Toc17116899{DyK
_Toc17116900{DyK
_Toc17116900{DyK
_Toc17116901{DyK
_Toc17116901{DyK
_Toc17116902{DyK
_Toc17116902{DyK
_Toc17116903{DyK
_Toc17116903{DyK
_Toc17116904{DyK
_Toc17116904{DyK
_Toc17116905{DyK
_Toc17116905{DyK
_Toc17116906{DyK
_Toc17116906{DyK
_Toc17116907{DyK
_Toc17116907{DyK
_Toc17116908{DyK
_Toc17116908{DyK
_Toc17116909{DyK
_Toc17116909{DyK
_Toc17116910{DyK
_Toc17116910Dd
q9t'׻\|]]Öz$&cGx-+l:a>>K=%'庖a?kœ{DyK
_Toc17116786{DyK
_Toc17116786{DyK
_Toc17116787{DyK
_Toc17116787{DyK
_Toc17116788{DyK
_Toc17116788{DyK
_Toc17116789{DyK
_Toc17116789{DyK
_Toc17116790{DyK
_Toc17116790{DyK
_Toc17116791{DyK
_Toc17116791{DyK
_Toc17116792{DyK
_Toc17116792{DyK
_Toc17116793{DyK
_Toc17116793{DyK
_Toc17116794{DyK
_Toc17116794{DyK
_Toc17116795{DyK
_Toc17116795{DyK
_Toc17116796{DyK
_Toc17116796{DyK
_Toc17116797{DyK
_Toc17116797{DyK
_Toc17116798{DyK
_Toc17116798{DyK
_Toc17116799{DyK
_Toc17116799{DyK
_Toc17116800{DyK
_Toc17116800{DyK
_Toc17116801{DyK
_Toc17116801{DyK
_Toc17116802{DyK
_Toc17116802{DyK
_Toc17116803{DyK
_Toc17116803{DyK
_Toc17116804{DyK
_Toc17116804{DyK
_Toc17116805{DyK
_Toc17116805{DyK
_Toc17116806{DyK
_Toc17116806{DyK
_Toc17116807{DyK
_Toc17116807{DyK
_Toc17116808{DyK
_Toc17116808{DyK
_Toc17116809{DyK
_Toc17116809{DyK
_Toc17116810{DyK
_Toc17116810{DyK
_Toc17116811{DyK
_Toc17116811{DyK
_Toc17116812{DyK
_Toc17116812{DyK
_Toc17116813{DyK
_Toc17116813{DyK
_Toc17116814{DyK
_Toc17116814{DyK
_Toc17116815{DyK
_Toc17116815{DyK
_Toc17116816{DyK
_Toc17116816{DyK
_Toc17116817{DyK
_Toc17116817{DyK
_Toc17116818{DyK
_Toc17116818{DyK
_Toc17116819{DyK
_Toc17116819{DyK
_Toc17116820{DyK
_Toc17116820{DyK
_Toc17116821{DyK
_Toc17116821{DyK
_Toc17116822{DyK
_Toc17116822{DyK
_Toc17116823{DyK
_Toc17116823{DyK
_Toc17116824{DyK
_Toc17116824{DyK
_Toc17116825{DyK
_Toc17116825{DyK
_Toc17116826{DyK
_Toc17116826{DyK
_Toc17116827{DyK
_Toc17116827{DyK
_Toc17116828{DyK
_Toc17116828{DyK
_Toc17116829{DyK
_Toc17116829{DyK
_Toc17116830{DyK
_Toc17116830{DyK
_Toc17116831{DyK
_Toc17116831{DyK
_Toc17116832{DyK
_Toc17116832{DyK
_Toc17116833{DyK
_Toc17116833{DyK
_Toc17116834{DyK
_Toc17116834{DyK
_Toc17116835{DyK
_Toc17116835{DyK
_Toc17116836{DyK
_Toc17116836{DyK
_Toc17116837{DyK
_Toc17116837{DyK
_Toc17116838{DyK
_Toc17116838{DyK
_Toc17116839{DyK
_Toc17116839{DyK
_Toc17116840{DyK
_Toc17116840{DyK
_Toc17116841{DyK
_Toc17116841{DyK
_Toc17116842{DyK
_Toc17116842{DyK
_Toc17116843{DyK
_Toc17116843{DyK
_Toc17116844{DyK
_Toc17116844{DyK
_Toc17116845{DyK
_Toc17116845{DyK
_Toc17116846{DyK
_Toc17116846{DyK
_Toc17116847{DyK
_Toc17116847{DyK
_Toc17116848{DyK
_Toc17116848{DyK
_Toc17116849{DyK
_Toc17116849{DyK
_Toc17116850{DyK
_Toc17116850{DyK
_Toc17116851{DyK
_Toc17116851{DyK
_Toc17116880{DyK
_Toc17116880{DyK
_Toc17116881{DyK
_Toc17116881{DyK
_Toc17116882{DyK
_Toc17116882{DyK
_Toc17116883{DyK
_Toc17116883{DyK
_Toc17116884{DyK
_Toc17116884{DyK
_Toc17116885{DyK
_Toc17116885{DyK
_Toc17116886{DyK
_Toc17116886{DyK
_Toc17116887{DyK
_Toc17116887{DyK
_Toc17116888{DyK
_Toc17116888{DyK
_Toc17116889{DyK
_Toc17116889{DyK
_Toc17116890{DyK
_Toc17116890{DyK
_Toc17116891{DyK
_Toc17116891{DyK
_Toc17116892{DyK
_Toc17116892{DyK
_Toc17116893{DyK
_Toc17116893{DyK
_Toc17116894{DyK
_Toc17116894{DyK
_Toc17116895{DyK
_Toc17116895{DyK
_Toc17116896{DyK
_Toc17116896{DyK
_Toc17116897{DyK
_Toc17116897{DyK
_Toc17116898{DyK
_Toc17116898{DyK
_Toc17116899{DyK
_Toc17116899{DyK
_Toc17116900{DyK
_Toc17116900{DyK
_Toc17116901{DyK
_Toc17116901{DyK
_Toc17116902{DyK
_Toc17116902{DyK
_Toc17116903{DyK
_Toc17116903{DyK
_Toc17116904{DyK
_Toc17116904{DyK
_Toc17116905{DyK
_Toc17116905{DyK
_Toc17116906{DyK
_Toc17116906{DyK
_Toc17116907{DyK
_Toc17116907{DyK
_Toc17116908{DyK
_Toc17116908{DyK
_Toc17116909{DyK
_Toc17116909{DyK
_Toc17116910{DyK
_Toc17116910Dd
h
h


CDA,WishBone\wishlogo.gifbKp19Od
CDA,WishBone\wishlogo.gifbKp19Od
z]+n
z]+n
Kp19OdPNG
Kp19OdPNG



IHDR_vAPLTEʦ3f3333f333ff3fffff3f3f̙3f3333f3333333333f3333333f3f33ff3f3f3f3333f3333333f3̙333333f333ff3ffffff3f33f3ff3f3f3ffff3fffffffffff3fffffff3fff̙ffff3fffff3f̙3333f33̙3ff3ffff̙f3f̙3f̙̙3f̙3f3333f333ff3fffff̙̙3̙f̙̙̙3f̙3f3f3333f333ff3fffff3f3f̙3f;ٙbKGDHcmPPJCmp0712HssIDATx^횋:Cܙ$@d+tgĎ} ~ϟ_ٻu?Piʿ+~?z|L`?zbq
7TS;

IHDR_vAPLTEʦ3f3333f333ff3fffff3f3f̙3f3333f3333333333f3333333f3f33ff3f3f3f3333f3333333f3̙333333f333ff3ffffff3f33f3ff3f3f3ffff3fffffffffff3fffffff3fff̙ffff3fffff3f̙3333f33̙3ff3ffff̙f3f̙3f̙̙3f̙3f3333f333ff3fffff̙̙3̙f̙̙̙3f̙3f3f3333f333ff3fffff3f3f̙3f;ٙbKGDHcmPPJCmp0712HssIDATx^횋:Cܙ$@d+tgĎ} ~ϟ_ٻu?Piʿ+~?z|L`?zbq
7TS;
*J}"7zGm^Mn^FHK-A-.VtD:,oJs"Yϒ,Z14n
׃bj?I˻~,OxbbVb569ˏ4Dn   v1ѭ3|4J'#gR ;(wWԐf_4.J     -NQu\T@3<,(Kȳ~~#f'$GxP;ShOxWbWV1r" 	]}mb܀NsUi
a.Z/e'FC{l;?8+=Z)~ڶaOpb#{،Ѵķ,\zݱ^*qIhU-vJս&~#U4Zj;?i㣔WY_g 
o.wS1ׅ'"=0jwkR4nj̑(ψ̋GD0T_{
4)2t9͠02D7?v.z޻<[Aх؈KKzG\-4̶AP3Srf{؜Cd4#A)Ǧ_0=kX2sDuLzSrB~ah#'̔	v/[)4?d3Ty|zh@Q'X,bwT햣D]phQ1u`NBؾa=핵HPf{
*J}"7zGm^Mn^FHK-A-.VtD:,oJs"Yϒ,Z14n
׃bj?I˻~,OxbbVb569ˏ4Dn   v1ѭ3|4J'#gR ;(wWԐf_4.J     -NQu\T@3<,(Kȳ~~#f'$GxP;ShOxWbWV1r" 	]}mb܀NsUi
a.Z/e'FC{l;?8+=Z)~ڶaOpb#{،Ѵķ,\zݱ^*qIhU-vJս&~#U4Zj;?i㣔WY_g 
o.wS1ׅ'"=0jwkR4nj̑(ψ̋GD0T_{
4)2t9͠02D7?v.z޻<[Aх؈KKzG\-4̶AP3Srf{؜Cd4#A)Ǧ_0=kX2sDuLzSrB~ah#'̔	v/[)4?d3Ty|zh@Q'X,bwT햣D]phQ1u`NBؾa=핵HPf{
NjHZ{"64nŋ2*.}}AiL_J3Hh3oTT:=t.+NE3p/+hT8+z}!Xe`H|`bKRw؝%/s#/Бb(1m/Ww:=Y+Fz̈StZXQ:Wbm>xMFfGMv      wa_NRC݅bQZ(Bd-.rO3ׂVދxdҞ^}%p]ߏxDvCgnzx7/
eŵtЧWw    <ڡ3:ތ
NjHZ{"64nŋ2*.}}AiL_J3Hh3oTT:=t.+NE3p/+hT8+z}!Xe`H|`bKRw؝%/s#/Бb(1m/Ww:=Y+Fz̈StZXQ:Wbm>xMFfGMv      wa_NRC݅bQZ(Bd-.rO3ׂVދxdҞ^}%p]ߏxDvCgnzx7/
eŵtЧWw    <ڡ3:ތ
pK'<(yyomψ9>E5;f@dvwU]xGPX.X{Y"IENDB`yDyK_Ref4387033}DyK_Ref532008757$$IfFd9cq
!R*z


   ֠06@@@@4
pK'<(yyomψ9>E5;f@dvwU]xGPX.X{Y"IENDB`yDyK_Ref4387033}DyK_Ref532008757$$IfFd9cq
!R*z


   ֠06@@@@4
F`
F`
aF$$IfFd9cq
!R*z


      ֠06@@@@4
aF$$IfFd9cq
!R*z


      ֠06@@@@4
F`
F`
aF$$IfF49cq!R*z,
,

  x0600004
aF$$IfF49cq!R*z,
,

  x0600004
F`
F`
aF$$IfFd(R`~
!R*z      ֠06@@@@4
aF$$IfFd(R`~
!R*z      ֠06@@@@4
F`
F`
aF$$IfFd(R`~
!R*z      ֠06@@@@4
aF$$IfFd(R`~
!R*z      ֠06@@@@4
F`
F`
aF}DyK_Ref532014672yDyK_Ref1709320yDyK_Ref1709320$$IfFdE);
>ADPS^gm !R*f~        ֠0@@@@4
aF}DyK_Ref532014672yDyK_Ref1709320yDyK_Ref1709320$$IfFdE);
>ADPS^gm !R*f~        ֠0@@@@4
F`
F`
aF$$IfFdE);
>ADPS^gm !R*f~       ֠0@@@@4
aF$$IfFdE);
>ADPS^gm !R*f~       ֠0@@@@4
F`
F`
aF$$IfF4EADPS^gm !R*
aF$$IfF4EADPS^gm !R*
         x000004
         x000004
F`
F`
aF$$IfFd(R`~
!R*z      ֠06@@@@4
aF$$IfFd(R`~
!R*z      ֠06@@@@4
F`
F`
aF$$IfFd(R`~
!R*z      ֠06@@@@4
aF$$IfFd(R`~
!R*z      ֠06@@@@4
F`
F`
aF}DyK_Ref532014672yDyK_Ref1714173yDyK_Ref1714173yDyK_Ref1717891yDyK_Ref4736169yDyK_Ref4736169DyKhttp://www.opencores.orgyK4http://www.opencores.org/DyKhttp://www.opencores.orgyK4http://www.opencores.org/54Dd'7JI
aF}DyK_Ref532014672yDyK_Ref1714173yDyK_Ref1714173yDyK_Ref1717891yDyK_Ref4736169yDyK_Ref4736169DyKhttp://www.opencores.orgyK4http://www.opencores.org/DyKhttp://www.opencores.orgyK4http://www.opencores.org/54Dd'7JI

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  

!&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~Root Entry F`UC#Data

!&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~Root Entry F`UC#Data
WordDocument
 ObjectPoolP癸C`UC_1077895122FP癸CP癸COle
WordDocument
 ObjectPoolP癸C`UC_1077895122FP癸CP癸COle
PRINT%&CompObjq
PRINT%&CompObjq


FMicrosoft Visio DrawingVISIO 6.0 ShapesVisio.Drawing.69q՜.+,D՜.+,@HP\ht
      -[Fa       
FMicrosoft Visio DrawingVISIO 6.0 ShapesVisio.Drawing.69q՜.+,D՜.+,@HP\ht
      -[Fa       
&" WMFC. k[Fa EMF
&" WMFC. k[Fa EMF
l (eVISIODrawing%%Rp Arial
dh d dw&w&x`,dd4`d edԵ4`,dddv%%(
l (eVISIODrawing%%Rp Arial
dh d dw&w&x`,dd4`d edԵ4`,dddv%%(
 "'%%V0
 "'%%V0




%%(&%66yo6_U6E;6+!6666666uk6[Q6A76'6
666666qg6WM6=36#6       66666}6mc6SI69/6666666y6i_6OE65+6666666u6e[6KA61'6
666666{q6aW6G=6-#6 6

6

6

6

6

6w
m
6]
S
6C
9
6)

6

666666si6YO6?56%6666666oe6UK6;16!6
%%(&%66yo6_U6E;6+!6666666uk6[Q6A76'6
666666qg6WM6=36#6       66666}6mc6SI69/6666666y6i_6OE65+6666666u6e[6KA61'6
666666{q6aW6G=6-#6 6

6

6

6

6

6w
m
6]
S
6C
9
6)

6

666666si6YO6?56%6666666oe6UK6;16!6
6
6


6
6


6
6


6
6


6
6
{
{
6k
6k
a
a
6Q
6Q
G
G
67
67
-
-
6
6


6
6
 6  6  6  6  6 w 6g ] 6M C 63 ) 6  666666}s6cY6I?6/%66
 6  6  6  6  6 w 6g ] 6M C 63 ) 6  666666}s6cY6I?6/%66
6
6
z
z
6j
6j
`
`
6P
6P
F
F
66
66
,
,
6
6


6
6


6
6


6
6


6
6


6
6


6
6
v
v
6f
6f
\
\
6L
6L
B
B
62
62
(
(
6
6


6
6


6
6


6
6


6
6


6
6


6|
6|
r
r
6b
6b
X
X
6H
6H
>
>
6.
6.
$
$
6
6




6
6


6
6


6
6


6
6


6
6


6x
6x
n
n
6^
6^
T
T
6D
6D
:
:
6*
6*


6
6


6
6


6
6


6
6


6
6


6
6


6t
6t
j
j
6Z
6Z
P
P
6@
6@
6
6
6&
6&


6
6


6
6


6
6


6
6


6
6


6
6


6p
6p
f
f
6V
6V
L
L
6<
6<
2
2
6"
6"


6
6


6
6


6
6


6
6


6
6


6
6
|
|
6l
6l
b
b
6R
6R
H
H
68
68
.
.
6
6


6
6


6
6


6
6


6
6


6
6


6
6
x
x
6h
6h
^
^
6N
6N
D
D
64
64
*
*
6
6


6
6


6
6


6
6


6
6


6
6


6~
6~
t
t
6d
6d
Z
Z
6J
6J
@
@
60
60
&
&
6
6


6
6


6
6


6
6


6
6


6
6


6z
6z
p
p
6`
6`
V
V
6F
6F
<
<
6,
6,
"
"
6
6


6
6


6
6


6
6


6
6


6
6


6v
6v
l
l
6\
6\
R
R
6B
6B
8
8
6(
6(


6
6


6
6


6
6
&" WMFC v
&" WMFC v
6
6


6
6


6
6


6r
6r
h
h
6X
6X
N
N
6>
6>
4
4
6$
6$


6
6




6
6


6
6


6
6


6
6


6
6
~
~
6n
6n
d
d
6T
6T
J
J
6:
6:
0
0
6 
6 


6
6


6
6


6
6


6
6


6
6


6
6
z
z
6j
6j
`
`
6P
6P
F
F
66
66
,
,
6
6


6
6


6
6


6
6


6
6


6
6


6
6
v
v
6f
6f
\
\
6L
6L
B
B
62
62
(
(
6
6


6
6


6
6


6
6


6
6


6
6


6|
6|
r
r
6b
6b
X
X
6H
6H
>
>
6.
6.
$
$
6
6




6
6


6
6


6
6
6)69C6S]6mw666666          6# - 6= G 6W a 6q { 6  6  6  6  6  6
6)69C6S]6mw666666          6# - 6= G 6W a 6q { 6  6  6  6  6  6


6'
6'
1
1
6A
6A
K
K
6[
6[
e
e
6u
6u


6
6


6
6


6
6


6
6


6
6
66+56EO6_i6y6666666/96IS6cm6}66666  
6
#
63
=
6M
W
6g
q
6

6

6

6

6

6
6'67A6Q[6ku6666666!+6;E6U_6oy6666666%/6?I6Yc6s}6666666)36CM6]g6w6666666-76GQ6ak6{666666!61;6KU6eo6666666%65?6OY6is66666     6#-6=G6Wa6q{666666
6'16AK6[e6u6666666+56EO6_i6y6666666/96IS6cm6}66666 6#63=6MW6gq666666
6'67A6Q[6ku6666666!+6;E6U_6oy6666666%/6?I6Yc6s}666666        &" WMFC V     6) 3 6C M 6] g 6w  6  6  6  6  6 
66+56EO6_i6y6666666/96IS6cm6}66666  
6
#
63
=
6M
W
6g
q
6

6

6

6

6

6
6'67A6Q[6ku6666666!+6;E6U_6oy6666666%/6?I6Yc6s}6666666)36CM6]g6w6666666-76GQ6ak6{666666!61;6KU6eo6666666%65?6OY6is66666     6#-6=G6Wa6q{666666
6'16AK6[e6u6666666+56EO6_i6y6666666/96IS6cm6}66666 6#63=6MW6gq666666
6'67A6Q[6ku6666666!+6;E6U_6oy6666666%/6?I6Yc6s}666666        &" WMFC V     6) 3 6C M 6] g 6w  6  6  6  6  6 
6
6


6-
6-
7
7
6G
6G
Q
Q
6a
6a
k
k
6{
6{


6
6


6
6


6
6


6
6


6
6
6!61;6KU6eo6666666%65?6OY6is666666

6
)
69
C
6S
]
6m
w
6

6

6

6

6

6  6#-6=G6Wa6q{666666
6'16AK6[e6u6666666+56EO6_i6y6%(%Rp ArialwP)w޶w_!)w__w&w&x_xu<jw&wx__j4#`xdv%%
x%%
'%%V0y7y7y7y7%%(&%y76y'y6y
y6y
y
6y
y
6y
y
6y
y
6y
y
6yq
yg
6yW
yM
6y=
y3
6y#
y
6y 
y6yy6yy6yy6yy6yy}6ymyc6ySyI6y9y/6yy6yy6yy6yy6yy6yy6yyy6yiy_6yOyE6y5y+6yy6yy
6!61;6KU6eo6666666%65?6OY6is666666

6
)
69
C
6S
]
6m
w
6

6

6

6

6

6  6#-6=G6Wa6q{666666
6'16AK6[e6u6666666+56EO6_i6y6%(%Rp ArialwP)w޶w_!)w__w&w&x_xu<jw&wx__j4#`xdv%%
x%%
'%%V0y7y7y7y7%%(&%y76y'y6y
y6y
y
6y
y
6y
y
6y
y
6y
y
6yq
yg
6yW
yM
6y=
y3
6y#
y
6y 
y6yy6yy6yy6yy6yy}6ymyc6ySyI6y9y/6yy6yy6yy6yy6yy6yy6yyy6yiy_6yOyE6y5y+6yy6yy
6y
6y
y
y
6y
6y
y
y
6y
6y
y
y
6y
6y
y
y
6y
6y
yu
yu
6ye
6ye
y[
y[
6yK
6yK
yA
yA
6y1
6y1
y'
y'
6y
6y
y
y
6y y 6y y 6y y 6y y 6y y 6y{ yq 6ya yW 6yG y= 6y- y# 6y y          6yw6g]6MC63)6666666}s6cY6I?6/%66
6y y 6y y 6y y 6y y 6y y 6y{ yq 6ya yW 6yG y= 6y- y# 6y y          6yw6g]6MC63)6666666}s6cY6I?6/%66


6
6


6
6


6
6


6
6


6y
6y
o
o
6_
6_
U
U
6E
6E
;
;
6+
6+
!
!
6
6


6  6  6  6  6  6u k 6[ Q 6A 7 6'  6
  666666qg6WM6=36#6  66666}6mc6SI69/6666666y6i_6OE65+6666666u6e[6KA61'6
666666{q6aW6G=6-#6 666666wm6]S6C96)6666666si6YO6?56%666666
6  6  6  6  6  6u k 6[ Q 6A 7 6'  6
  666666qg6WM6=36#6  66666}6mc6SI69/6666666y6i_6OE65+6666666u6e[6KA61'6
666666{q6aW6G=6-#6 666666wm6]S6C96)6666666si6YO6?56%666666
        &" WMFC 6     6$ . 6> H 6X b 6r | 6  6  6  6  6  6
        &" WMFC 6     6$ . 6> H 6X b 6r | 6  6  6  6  6  6


6(
6(
2
2
6B
6B
L
L
6\
6\
f
f
6v
6v


6
6


6
6


6
6


6
6


6
6
66,66FP6`j6z666666 60:6JT6dn6~66666

66,66FP6`j6z666666 60:6JT6dn6~66666


6
$
64
>
6N
X
6h
r
6

6

6

6

6

66(676776776776776776%7/76?7I76Y7c76s7}76776776776776776776)7376C7M76]7g76w776776776776776776776-7776G7Q76a7k76{7767767767767767767!7617;76K7U76e7o767767767767767767767%7657?76O7Y76i7s767767767767767767767)7697C76S7]76m7w76776776776776776     776#7-76=7G76W7a76q7{76776776776776776
        7 76' 71 76A 7K 76[ 7e 76u 7 76 7 76 7 76 7 76 7 76 7

6
$
64
>
6N
X
6h
r
6

6

6

6

6

66(676776776776776776%7/76?7I76Y7c76s7}76776776776776776776)7376C7M76]7g76w776776776776776776776-7776G7Q76a7k76{7767767767767767767!7617;76K7U76e7o767767767767767767767%7657?76O7Y76i7s767767767767767767767)7697C76S7]76m7w76776776776776776     776#7-76=7G76W7a76q7{76776776776776776
        7 76' 71 76A 7K 76[ 7e 76u 7 76 7 76 7 76 7 76 7 76 7
76
76
7
7
76+
76+
75
75
76E
76E
7O
7O
76_
76_
7i
7i
76y
76y
7
7
76
76
7
7
76
76
7
7
76
76
7
7
76
76
7
7
76
76
776776/7976I7S76c7m76}7767767767767767  767#7637=76M7W76g7q76y7%(%Rp ArialwP)w޶w_!__w&w&x_xu<ew&wx__e4#`xdv%%
x%%
&%'%V0    X
V
        V
V
%(%(Rp ArialwP)w޶w_!__w&w&x_xu<ew&wx__e4#`xdv%%
x%xT
776776/7976I7S76c7m76}7767767767767767  767#7637=76M7W76g7q76y7%(%Rp ArialwP)w޶w_!__w&w&x_xu<ew&wx__e4#`xdv%%
x%%
&%'%V0    X
V
        V
V
%(%(Rp ArialwP)w޶w_!__w&w&x_xu<ew&wx__e4#`xdv%%
x%xT
E @?@@LlTX Ethernet MAC)--%%%%8-0x%
&%'%V0     X
V
        V
V
%(%(%Rp ArialwP)w޶w!_!hxhxh-DT!      @)w__w&w&x_xu<w&wx!_!_!4#`xdv%%
x%xT]
E @?@@LlTX Ethernet MAC)--%%%%8-0x%
&%'%V0     X
V
        V
V
%(%(%Rp ArialwP)w޶w!_!hxhxh-DT!      @)w__w&w&x_xu<w&wx!_!_!4#`xdv%%
x%xT]
E @?@@LpMAC Control Module8-00%%%8%%%%xxT
E @?@@LpMAC Control Module8-00%%%8%%%%xxT
3^E @?@@$^Lh(Flow control))%0"%%%x%
&%'%V0>      X
V
   @              @       V
V
%(%(%%
x%xTB
3^E @?@@$^Lh(Flow control))%0"%%%x%
&%'%V0>      X
V
   @              @       V
V
%(%(%%
x%xTB
E @?@@
E @?@@
LlRX Ethernet MAC0--%%%%8-0x%
&%W$}%&" WMFC (%'%%V,}   } %%('%%V,w}w}ww}%%(&%W$Q S %(%'%%V,}YYY}Y%%('%%V,}@     }@ }%%(%%%
x%T| E @?@@              L\Ethernet-%%%%%
&%'%V0X
 X
V
   Z
     Z
V
V
%(%((%%
x%xT\3
LlRX Ethernet MAC0--%%%%8-0x%
&%W$}%&" WMFC (%'%%V,}   } %%('%%V,w}w}ww}%%(&%W$Q S %(%'%%V,}YYY}Y%%('%%V,}@     }@ }%%(%%%
x%T| E @?@@              L\Ethernet-%%%%%
&%'%V0X
 X
V
   Z
     Z
V
V
%(%((%%
x%xT\3
E @?@@LtMII Management Modul88%%%%%8%%8%%%x%
&%'%V0^``%(%((%%
x%TU=     E @?@@.     LdEthernet PHY-%%%%-0-%
&
E @?@@LtMII Management Modul88%%%%%8%%8%%%x%
&%'%V0^``%(%((%%
x%TU=     E @?@@.     LdEthernet PHY-%%%%-0-%
&
%W$                %(%'%%V,9     `9          `9 %%('%%V,k9  k9     %%(%%%
x%T`-1
z
E @?@@k
LTMAC8-0%
%%%
x%xTxE @?@@L\Tx Data)"0%%x%
&
%W$                %(%'%%V,9     `9          `9 %%('%%V,k9  k9     %%(%%%
x%T`-1
z
E @?@@k
LTMAC8-0%
%%%
x%xTxE @?@@L\Tx Data)"0%%x%
&
%W$3               9%(%'%%V,8AA8AA%%(%%%%%
x%xTpGE @?@@LXTx PHY)"-0-xTxE @?@@L\Control0%%%Tx4E @?@@%L\Signals-%%%"%
&
%W$3               9%(%'%%V,8AA8AA%%(%%%%%
x%xTpGE @?@@LXTx PHY)"-0-xTxE @?@@L\Control0%%%Tx4E @?@@%L\Signals-%%%"%
&
%W$?3K        E       E9%(%'%%V,&{       d d{       E     &{       d{     %%('%%V,&dA&AEdA&A%%(%%%
x%xTxt    E @?@@     L\Rx Data0"0%%x%
&
%W$?3K        E       E9%(%'%%V,&{       d d{       E     &{       d{     %%('%%V,&dA&AEdA&A%%(%%%
x%xTxt    E @?@@     L\Rx Data0"0%%x%
&
%W$           }              %(%'%%V,     u                u                            u              u       %%(%%%%%
x%xTp
%W$           }              %(%'%%V,     u                u                            u              u       %%(%%%%%
x%xTp
R
R
E @?@@C
E @?@@C
LXRx PHY0"-0-xTxU
LXRx PHY0"-0-xTxU


E @?@@
E @?@@
L\Control0%%%Tx
L\Control0%%%Tx


E @?@@
E @?@@
L\Signals-%%%"%
&
L\Signals-%%%"%
&
%W$
%W$
-     }       3%(%'%%V,
-     }       3%(%'%%V,
u     ! !u            
u     ! !u            
u       !u     %%('%%V,
u       !u     %%('%%V,
!;
!;
;!;
;!;
;%%(&
;%%(&
%W$3        }       9%(%'%%V,gu        u            gu     u     %%('%%V,gAgAAgA%%(&%'%V0<>>%(%(%%%%
x%T/E @?@@LhHost Interface0%"%%%"%xT=      dE @?@@.     dLt(Registers, WISHBONE0%%"%"?-0-40-xxT@  kE @?@@~     kL|interface, DMA support,)%%%"%08-"%%%%x%
%%%%
x%T|kE @?@@L\Wishbone?"%%%%%T`/     E @?@@LTbus%%"%
&
%W$3        }       9%(%'%%V,gu        u            gu     u     %%('%%V,gAgAAgA%%(&%'%V0<>>%(%(%%%%
x%T/E @?@@LhHost Interface0%"%%%"%xT=      dE @?@@.     dLt(Registers, WISHBONE0%%"%"?-0-40-xxT@  kE @?@@~     kL|interface, DMA support,)%%%"%08-"%%%%x%
%%%%
x%T|kE @?@@L\Wishbone?"%%%%%T`/     E @?@@LTbus%%"%
&
%W$      g     a     %(%'%%V,Z9     9     Z     Z9 Z%%('%%V,9  9     %%(%%%%
x%x\&WMFCTLE @?@@=
%W$      g     a     %(%'%%V,Z9     9     Z     Z9 Z%%('%%V,9  9     %%(%%%%
x%x\&WMFCTLE @?@@=
L`Tx Control)"0%%%xTxOE @?@@L\Signals-%%%"%
&
L`Tx Control)"0%%%xTxOE @?@@L\Signals-%%%"%
&
%W$

%(%'%%V,>>%%('%%V,J


J


%%(%%%%
x%xT8dE @?@@v
%W$

%(%'%%V,>>%%('%%V,J


J


%%(%%%%
x%xT8dE @?@@v
L`Tx Control)"0%%%xTxmE @?@@mL\Signals-%%%"%
&
L`Tx Control)"0%%%xTxmE @?@@mL\Signals-%%%"%
&
%W$

%(%'%%V,>>%%('%%V,J


J


%%(%%%%
x%xT    %
%W$

%(%'%%V,>>%%('%%V,J


J


%%(%%%%
x%xT    %
ZE @?@@     Z
ZE @?@@     Z
L`Tx Control)"0%%%xTx
L`Tx Control)"0%%%xTx
SY
SY
/E @?@@J
/E @?@@J
/L\Signals-%%%"%
&
/L\Signals-%%%"%
&
%W$f
%W$f

r

r
l
l
l
l

%(%'%%V,M

%(%'%%V,M


>
>
l
l
>M
>M


%%('%%V,M
%%('%%V,M
J
J

M

M

l

l
J
J

M

M

%%(%%%%
x%xT
,#aE @?@@a

%%(%%%%
x%xT
,#aE @?@@a
L`Tx Control)"0%%%xTx&Ys5E @?@@d5L\Signals-%%%"%
&
L`Tx Control)"0%%%xTx&Ys5E @?@@d5L\Signals-%%%"%
&
%W$

%(%'%%V,gDDg%%('%%V,gP

g
P

g
%%(%%%
x%xTx~E @?@@L\Tx Data)"0%%x%
&
%W$

%(%'%%V,gDDg%%('%%V,gP

g
P

g
%%(%%%
x%xTx~E @?@@L\Tx Data)"0%%x%
&
%W$

%(%'%%V,>>%%('%%V,J


J


%%(%%%%
x%xT-E @?@@
%W$

%(%'%%V,>>%%('%%V,J


J


%%(%%%%
x%xT-E @?@@
L`Tx Control)"0%%%xTx0}E @?@@nL\Signals-%%%"%
&
L`Tx Control)"0%%%xTx0}E @?@@nL\Signals-%%%"%
&
%W$

%(%'%%V,q>>q%%('%%V,qJ

q
J

q
%%(%%%%
x%T|i^fE @?@@OfL\Ethernat-%%%%Tda0E @?@@0LTCore0%%%
%%%%
x%T
#        E @?@@
%W$

%(%'%%V,q>>q%%('%%V,qJ

q
J

q
%%(%%%%
x%T|i^fE @?@@OfL\Ethernat-%%%%Tda0E @?@@0LTCore0%%%
%%%%
x%T
#        E @?@@
L`Management8%%%%%8%%Td&sE @?@@dLTData0%%%
+-- Arial-"System---$
L`Management8%%%%%8%%Td&sE @?@@dLTData0%%%
+-- Arial-"System---$


---yo_UE;+!uk[QA7'
qgWM=3# }mcSI9/yi_OE5+ue[KA1'
{qaWG=-#   









w
m
]
S
C
9
)



siYO?5%oeUK;1!
---yo_UE;+!uk[QA7'
qgWM=3# }mcSI9/yi_OE5+ue[KA1'
{qaWG=-#   









w
m
]
S
C
9
)



siYO?5%oeUK;1!


















{
{
k
k
a
a
Q
Q
G
G
7
7
-
-






                                                                      w       g       ]       M       C       3       )                     }scYI?/%
                                                                      w       g       ]       M       C       3       )                     }scYI?/%




z
z
j
j
`
`
P
P
F
F
6
6
,
,


























v
v
f
f
\
\
L
L
B
B
2
2
(
(
























|
|
r
r
b
b
X
X
H
H
>
>
.
.
$
$














































x

x

n

n

^

^

T

T

D

D

:

:

*

*

 

 





























t
t
j
j
Z
Z
P
P
@
@
6
6
&
&


























p
p
f
f
V
V
L
L
<
<
2
2
"
"












































|
|


l
l


b
b


R
R


H
H


8
8


.
.














      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
x      
x      
h      
h      
^      
^      
N      
N      
D      
D      
4      
4      
*      
*      
      
      
      
      
      
      


















~
~
t
t
d
d
Z
Z
J
J
@
@
0
0
&
&
























z
z
p
p
`
`
V
V
F
F
<
<
,
,
"
"
























v
v
l
l
\
\
R
R
B
B
8
8
(
(


























r
r
h
h
X
X
N
N
>
>
4
4
$
$


























~
~
n
n
d
d
T
T
J
J
:
:
0
0
 
 
























z
z
j
j
`
`
P
P
F
F
6
6
,
,


























v
v
f
f
\
\
L
L
B
B
2
2
(
(
























|
|
r
r
b
b
X
X
H
H
>
>
.
.
$
$














)9CS]mw                #       -       =       G       W       a       q       {                                                                             
)9CS]mw                #       -       =       G       W       a       q       {                                                                             


'
'
1
1
A
A
K
K
[
[
e
e
u
u




















+5EO_iy/9IScm}        

#
3
=
M
W
g
q











'7AQ[ku!+;EU_oy%/?IYcs})3CM]gw-7GQak{!1;KUeo%5?OYis #-=GWaq{
'1AK[eu+5EO_iy/9IScm}   #3=MWgq
'7AQ[ku!+;EU_oy%/?IYcs}         )       3       C       M       ]       g       w                                                                             
+5EO_iy/9IScm}        

#
3
=
M
W
g
q











'7AQ[ku!+;EU_oy%/?IYcs})3CM]gw-7GQak{!1;KUeo%5?OYis #-=GWaq{
'1AK[eu+5EO_iy/9IScm}   #3=MWgq
'7AQ[ku!+;EU_oy%/?IYcs}         )       3       C       M       ]       g       w                                                                             




-
-
7
7
G
G
Q
Q
a
a
k
k
{
{




















!1;KUeo%5?OYis


)
9
C
S
]
m
w










  #-=GWaq{
'1AK[eu+5EO_iy-- Arial-"System-.-       ---$y7y7y7---7y'yy
yy
y
y
y
y
y
y
y
y
y
yq
yg
yW
yM
y=
y3
y#
y
y   
yyyyyyyyyyy}ymycySyIy9y/yyyyyyyyyyyyyyyyiy_yOyEy5y+yyyy
!1;KUeo%5?OYis


)
9
C
S
]
m
w










  #-=GWaq{
'1AK[eu+5EO_iy-- Arial-"System-.-       ---$y7y7y7---7y'yy
yy
y
y
y
y
y
y
y
y
y
yq
yg
yW
yM
y=
y3
y#
y
y   
yyyyyyyyyyy}ymycySyIy9y/yyyyyyyyyyyyyyyyiy_yOyEy5y+yyyy
y
y
y
y
y
y
y
y
y
y
y
y
y
y
y
y
y
y
yu
yu
ye
ye
y[
y[
yK
yK
yA
yA
y1
y1
y'
y'
y
y
y
y
y       y       y       y       y       y       y       y       y       y       y{       yq       ya       yW       yG       y=       y-       y#       y       y                yywg]MC3)}scYI?/%
y       y       y       y       y       y       y       y       y       y       y{       yq       ya       yW       yG       y=       y-       y#       y       y                yywg]MC3)}scYI?/%


















y
y
o
o
_
_
U
U
E
E
;
;
+
+
!
!




                                                                      u       k       [       Q       A       7       '              
              qgWM=3#    }mcSI9/yi_OE5+ue[KA1'
{qaWG=-#   wm]SC9)siYO?5%
                                                                      u       k       [       Q       A       7       '              
              qgWM=3#    }mcSI9/yi_OE5+ue[KA1'
{qaWG=-#   wm]SC9)siYO?5%
               $       .       >       H       X       b       r       |                                                                             
               $       .       >       H       X       b       r       |                                                                             


(
(
2
2
B
B
L
L
\
\
f
f
v
v




















,6FP`jz 0:JTdn~

,6FP`jz 0:JTdn~



$
4
>
N
X
h
r










(777777777777%7/7?7I7Y7c7s7}7777777777777)737C7M7]7g7w77777777777777-777G7Q7a7k7{7777777777777!717;7K7U7e7o77777777777777%757?7O7Y7i7s77777777777777)797C7S7]7m7w77777777777   77#7-7=7G7W7a7q7{77777777777
        7       7'       71       7A       7K       7[       7e       7u       7       7       7       7       7       7       7       7       7       7       7


$
4
>
N
X
h
r










(777777777777%7/7?7I7Y7c7s7}7777777777777)737C7M7]7g7w77777777777777-777G7Q7a7k7{7777777777777!717;7K7U7e7o77777777777777%757?7O7Y7i7s77777777777777)797C7S7]7m7w77777777777   77#7-7=7G7W7a7q7{77777777777
        7       7'       71       7A       7K       7[       7e       7u       7       7       7       7       7       7       7       7       7       7       7
7
7
7
7
7+
7+
75
75
7E
7E
7O
7O
7_
7_
7i
7i
7y
7y
7
7
7
7
7
7
7
7
7
7
7
7
7
7
7
7
7
7
7
7
7777/797I7S7c7m7}77777777777        77#737=7M7W7g7q7y-- Arial--.- ---$V
           V
V
-- Arial--.-  2
7777/797I7S7c7m7}77777777777        77#737=7M7W7g7q7y-- Arial--.- ---$V
           V
V
-- Arial--.-  2
TX Ethernet MAC)--%%%%8-0---$V
          V
V
--- Arial--.-  "2
TX Ethernet MAC)--%%%%8-0---$V
          V
V
--- Arial--.-  "2
MAC Control Module8-00%%%8%%%%2
MAC Control Module8-00%%%8%%%%2
^$(Flow control))%0"%%%---  $V
        @              @       V
V
--    --.- 2
^$(Flow control))%0"%%%---  $V
        @              @       V
V
--    --.- 2


RX Ethernet MAC0--%%%%8-0--%}----$  } ----$w}ww}---%S ----$YY}Y----$}@   }-----.-        2
RX Ethernet MAC0--%%%%8-0--%}----$  } ----$w}ww}---%S ----$YY}Y----$}@   }-----.-        2
              Ethernet-%%%%---        $V
        Z
     Z
V
V
--  --.- %2
              Ethernet-%%%%---        $V
        Z
     Z
V
V
--  --.- %2
MII Management Modul88%%%%%8%%8%%%---$``----.-    2
MII Management Modul88%%%%%8%%8%%%---$``----.-    2
.     Ethernet PHY-%%%%-0--
.     Ethernet PHY-%%%%-0--
-%             ----$9            `9 ----$ k9     -----.-    2
-%             ----$9            `9 ----$ k9     -----.-    2

kMAC8-0----.-  2

kMAC8-0----.-  2
Tx Datat)"0%%-
Tx Datat)"0%%-
-%      9----$A8AA-------.-        2
-%      9----$A8AA-------.-        2
Tx PHY)"-0-2
Tx PHY)"-0-2
Controlt0%%%2
Controlt0%%%2
%Signalst-%%%"-
%Signalst-%%%"-
-%E      E9----$d{   E     &{       d{     ----$&AEdA&A-----.-  2
-%E      E9----$d{   E     &{       d{     ----$&AEdA&A-----.-  2
     Rx Datat0"0%%-
     Rx Datat0"0%%-
-%        }              ----$       u                            u              u       -------.-  2
-%        }              ----$       u                            u              u       -------.-  2
C
C
Rx PHY0"-0-2
Rx PHY0"-0-2


Controlt0%%%2
Controlt0%%%2


Signalst-%%%"-
Signalst-%%%"-
-%}      3----$!u        
-%}      3----$!u        
u       !u     ----$
u       !u     ----$
;!;
;!;
;--
;--
-%}      9----$u        gu     u     ----$gAAgA----$>>------.-      2
-%}      9----$u        gu     u     ----$gAAgA----$>>------.-      2
Host Interface0%"%%%"%%2
Host Interface0%"%%%"%%2
d.     (Registers, WISHBONE0%%"%"?-0-40-+2
d.     (Registers, WISHBONE0%%"%"?-0-40-+2
k~     interface, DMA support,)%%%"%08-"%%%%-----.-        2
k~     interface, DMA support,)%%%"%08-"%%%%-----.-        2
Wishbone?"%%%%%2
Wishbone?"%%%%%2
bus%%"-
bus%%"-
-%        a     ----$9       Z     Z9 Z----$ 9     ------.-    2
-%        a     ----$9       Z     Z9 Z----$ 9     ------.-    2
=
=
Tx Control)"0%%%2
Tx Control)"0%%%2
Signalse-%%%"-
Signalse-%%%"-
-%
----$>----$
J


------.-     2
-%
----$>----$
J


------.-     2
v
v
Tx Control)"0%%%2
Tx Control)"0%%%2
mSignalse-%%%"-
mSignalse-%%%"-
-%
----$>----$
J


------.-     2
-%
----$>----$
J


------.-     2
Z
Z
Tx Control)"0%%%2
Tx Control)"0%%%2
/J
/J
Signalse-%%%"-
Signalse-%%%"-
-%l
-%l
l
l

----$

----$
l
l
>M
>M


----$M
----$M

l

l
J
J

M

M

------.-        2

------.-        2
a
a
Tx Control)"0%%%2
Tx Control)"0%%%2
5dSignalse-%%%"-
5dSignalse-%%%"-
-%
----$Dg----$g
P

g
-----.-     2
-%
----$Dg----$g
P

g
-----.-     2
Tx Datae)"0%%-
Tx Datae)"0%%-
-%
----$>----$
J


------.-     2
-%
----$>----$
J


------.-     2


Tx Control)"0%%%2
Tx Control)"0%%%2
nSignalse-%%%"-
nSignalse-%%%"-
-%
----$>q----$q
J

q
------.-     2
-%
----$>q----$q
J

q
------.-     2
fOEthernat-%%%%
2
fOEthernat-%%%%
2
0Core0%%-----.-        2
0Core0%%-----.-        2
       
       
Management8%%%%%8%%
2
Management8%%%%%8%%
2
dData0%%-ObjInfo
dData0%%-ObjInfo
VisioDocument{CVisioInformation"     SummaryInformation(FVisio (TM) Drawing
VisioDocument{CVisioInformation"     SummaryInformation(FVisio (TM) Drawing
{CH(EARl !fffMMM333$
{CH(EARl !fffMMM333$
$
$
Ur8@Td Arial@NWingdzs@m  Monotype Sort+
NtSymbol5T?? Y@-1UJ:DT1EW-hTT<*     
Ur8@Td Arial@NWingdzs@m  Monotype Sort+
NtSymbol5T?? Y@-1UJ:DT1EW-hTT<*     

/Ub
bO0zGz?@8@H2!kWb*U

/Ub
bO0zGz?@8@H2!kWb*U

+$PL/^&9^$? { Ak^&,,'%/v&&       *

+$PL/^&9^$? { Ak^&,,'%/v&&       *
1y
 )P? 2
U
U12?k9aBBHEHEHEHEHEHEH@?>?:`T2BBHEHEHEUHEHEHEHE%H@%O9      F7AOY@;P
AsVsVA!gLTkY  W_W__ !`#k4lb6u`kW     *4l
1y
 )P? 2
U
U12?k9aBBHEHEHEHEHEHEH@?>?:`T2BBHEHEHEUHEHEHEHE%H@%O9      F7AOY@;P
AsVsVA!gLTkY  W_W__ !`#k4lb6u`kW     *4l
4l%Y?P:?-\
#!+|QtKf2|2|2|I2wGQAUoTMeE$ttA%_8BOTOfOxOO??HO?7ܻXuW?YsU42
4l%Y?P:?-\
#!+|QtKf2|2|2|I2wGQAUoTMeE$ttA%_8BOTOfOxOO??HO?7ܻXuW?YsU42
T*
T*
xxx
xxx
0jPvȲl^/!3jBj6D///$Q0p?Mdj^cj4Ak[~ϐ$YkU1%1F-(kp
ٻ          A.$5-Bi`#9)F/Pv// ߾/u?2trߜKS527xߢ#6@h$MuLh        Ճ%ԊՑ)<OU#5G::U2q ?/&w&
0jPvȲl^/!3jBj6D///$Q0p?Mdj^cj4Ak[~ϐ$YkU1%1F-(kp
ٻ          A.$5-Bi`#9)F/Pv// ߾/u?2trߜKS527xߢ#6@h$MuLh        Ճ%ԊՑ)<OU#5G::U2q ?/&w&
<<7H1OQjPSHQywHAt///YOG$_p4b%F!8q/#P?C/N^qhE!	@d)n{r1P1	@/Oqt}Q!n=k@Ʊ셩{B'ɂXVP_0TNJg211R5P"QQ[O"P!q[rrqqӂqq¢ӁӁP¡¡Waa7$VW7P$q"$qP1q1qP>q">qPKqKqPXqXq2eqeqZ2SobZZdSTQcdPQQP1H[<k?ta}Y M/OO*Dd3qO/NkS\O9E//_      ??-??=___ѷ'sϖdI,O0R7nO&ګa̗ѫaW?O  //?*
<<7H1OQjPSHQywHAt///YOG$_p4b%F!8q/#P?C/N^qhE!	@d)n{r1P1	@/Oqt}Q!n=k@Ʊ셩{B'ɂXVP_0TNJg211R5P"QQ[O"P!q[rrqqӂqq¢ӁӁP¡¡Waa7$VW7P$q"$qP1q1qP>q">qPKqKqPXqXq2eqeqZ2SobZZdSTQcdPQQP1H[<k?ta}Y M/OO*Dd3qO/NkS\O9E//_      ??-??=___ѷ'sϖdI,O0R7nO&ګa̗ѫaW?O  //?*
KϥϷϾCNa\"4FXj߲K߳BTf_/q///,ڭaRdv*<+/`bbiAnFUj?|?~/ "C??Va]?     Ia(G
KϥϷϾCNa\"4FXj߲K߳BTf_/q///,ڭaRdv*<+/`bbiAnFUj?|?~/ "C??Va]?     Ia(G
rpl/YDE@a1LOpO#Q/ISGQۍBQfQaIq_Uyj(ȄBb_(_:_/^_//Q__a1_      OO-OFZOQo~MA%oCAOOMgy N_r_O7Zg@:o,Ko-XyCŮbddpddpA͟ߟ'@9K]vAB(Onl=#??6HZlƎ'᏶;M_q 2DVhzόϞϰ
rpl/YDE@a1LOpO#Q/ISGQۍBQfQaIq_Uyj(ȄBb_(_:_/^_//Q__a1_      OO-OFZOQo~MA%oCAOOMgy N_r_O7Zg@:o,Ko-XyCŮbddpddpA͟ߟ'@9K]vAB(Onl=#??6HZlƎ'᏶;M_q 2DVhzόϞϰ
.@Rdvߚ߬߾#}(:L^p Uɑۏ"4FXj@|X*<N`r&8J\nY////A/S/e/w///F/L//??$?6?H?Z?l?~????????O"O4OFOXOjO|OOOOOO__ 0_B_T_f________oo'o9oKo]oFxoOoooooo,>PPfx,> nBsgcEfΏ(ٴJ\nȟڟ"OeOj|@į֯(:L^pʿܿB#vXT+Sbbz@v6M_Toρ6ϱi      -?Qcuߙ߽߫ϭ,/-?eY[Ưy+=Oas1ńRZsc<Ɠ`Zl~sb6-1R##5GYk}x;6/F%/jI/[/m////)////
.@Rdvߚ߬߾#}(:L^p Uɑۏ"4FXj@|X*<N`r&8J\nY////A/S/e/w///F/L//??$?6?H?Z?l?~????????O"O4OFOXOjO|OOOOOO__ 0_B_T_f________oo'o9oKo]oFxoOoooooo,>PPfx,> nBsgcEfΏ(ٴJ\nȟڟ"OeOj|@į֯(:L^pʿܿB#vXT+Sbbz@v6M_Toρ6ϱi      -?Qcuߙ߽߫ϭ,/-?eY[Ưy+=Oas1ńRZsc<Ɠ`Zl~sb6-1R##5GYk}x;6/F%/jI/[/m////)////
??.?@?R?d?v???YTV
|?bO2ODOVOzOaqOOOOOO_!_3_E_W_i_{________oo/oAo}x^oKT\\NT-SERVER\HP LJ 8100 doX'XGA4K\.aserJet Series PCL 62xuUn0HHJNuv(PtC'ܕkX>RCip7s9D]f{X'y*!LN&Q k
??.?@?R?d?v???YTV
|?bO2ODOVOzOaqOOOOOO_!_3_E_W_i_{________oo/oAo}x^oKT\\NT-SERVER\HP LJ 8100 doX'XGA4K\.aserJet Series PCL 62xuUn0HHJNuv(PtC'ܕkX>RCip7s9D]f{X'y*!LN&Q k
$$CYks1ݕ5yPǐ ͯib0~uGUb>Ey(v7p\QѲQ8E(ߐɗb.oV]v
ddis2}K0T"P- ڕ,j__J-;S'Da8fUz qP~.5[
$$CYks1ݕ5yPǐ ͯib0~uGUb>Ey(v7p\QѲQ8E(ߐɗb.oV]v
ddis2}K0T"P- ڕ,j__J-;S'Da8fUz qP~.5[
,!dCM-k4b^箪~^|Y/k/}////////
??1?C?U?g?y????????       OO-O?CM(winspool\\NT-SERVER\HP LJ 8100HPLaserJetSeriesUFDfP
h> /T6DUmA@
?ۿI?Y{O1@3EEbOeZ
,!dCM-k4b^箪~^|Y/k/}////////
??1?C?U?g?y????????       OO-O?CM(winspool\\NT-SERVER\HP LJ 8100HPLaserJetSeriesUFDfP
h> /T6DUmA@
?ۿI?Y{O1@3EEbOeZ
Hu P(:{W_qQGeneric box with text and connection points. Can be stretched toy dimwenss.mb?贁No?k?4
HDD
$#       =h-(>TTE=UA??Q6   u` 6u         mB>00       0(2s@sJs&T>5
L@{5`7Copyright 1999 Visio Corporation.  All  "s reserved.` _SBl.chm!#22448d9   l>#0>Udd#3                    T
Hu P(:{W_qQGeneric box with text and connection points. Can be stretched toy dimwenss.mb?贁No?k?4
HDD
$#       =h-(>TTE=UA??Q6   u` 6u         mB>00       0(2s@sJs&T>5
L@{5`7Copyright 1999 Visio Corporation.  All  "s reserved.` _SBl.chm!#22448d9   l>#0>Udd#3                    T
<hb 
261
<hb 
261
g,s724?`b?M1^%Y?r?91M1E;6==5(2?;zrA
g,s724?`b?M1^%Y?r?91M1E;6==5(2?;zrA
IB=OCq,^35/rV:?@FACMAOMOO@_2A#[6OMZM"3A^%\$___Z__B#[@o_9Bo[(
^textHl'-!OyaGEF\(EG#(EKJB
IB=OCq,^35/rV:?@FACMAOMOO@_2A#[6OMZM"3A^%\$___Z__B#[@o_9Bo[(
^textHl'-!OyaGEF\(EG#(EKJB
~(E3Dako@+ko3|ad(Eo
kUl4,6i=@w,#@)EA-37"AU2@4)E7FRH<(
~(E3Dako@+ko3|ad(Eo
kUl4,6i=@w,#@)EA-37"AU2@4)E7FRH<(
U2E)EB7
R(L(E.S(Eĺ+@?49#RD'OOi UPxP4FDTe]@y
ahZ- ^TUI6i=@Iw,ߣ#@??I?*?Qc@?-^ua`Iu eu
U2E)EB7
R(L(E.S(Eĺ+@?49#RD'OOi UPxP4FDTe]@y
ahZ- ^TUI6i=@Iw,ߣ#@??I?*?Qc@?-^ua`Iu eu
'*GH~&kD!w!<!|!D!h@:5?Q  ^tw! ИoR:0?w2t!2߼xV4Ž5}7Iߎ57_0i+H-w1D!D!C"
B(
'*GH~&kD!w!<!|!D!h@:5?Q  ^tw! ИoR:0?w2t!2߼xV4Ž5}7Iߎ57_0i+H-w1D!D!C"
B(
(Flow c)"!,:5GYk}ŏ K~?Fɶ
(Flow c)"!,:5GYk}ŏ K~?Fɶ
ɶ5T$řb!̟ޟ7&[J\nȯ/tütf,τiBϹ~π _ϋVA(xLR L!5N"-%F5VU)٩h@@96؝P-DT!α-uu
ɶ5T$řb!̟ޟ7&[J\nȯ/tütf,τiBϹ~π _ϋVA(xLR L!5N"-%F5VU)٩h@@96؝P-DT!α-uu
b_u
!&"K,((1K"*"!332"D4KuRҍa3um8a![hA2B2gZ/՛
b_u
!&"K,((1K"*"!332"D4KuRҍa3um8a![hA2B2gZ/՛
"@)p7N0@z312??ʂp2D@F,OJHIO  D$eViC67B7OEQ2GM7O@A\sXR7#0O贁Nk

M`^dyAыA x%0/U/b2h9`Vk(o//%/7/I/[/m///՜///??&?8?J?\?n??9?:)
4@0A       7AyUOx:CNmEˆՈԏJD.SJEd._-_?Sɿ
m________:oo!o3oDxlg0B6EWU@&@@JԀe@Be{WH br
"@)p7N0@z312??ʂp2D@F,OJHIO  D$eViC67B7OEQ2GM7O@A\sXR7#0O贁Nk

M`^dyAыA x%0/U/b2h9`Vk(o//%/7/I/[/m///՜///??&?8?J?\?n??9?:)
4@0A       7AyUOx:CNmEˆՈԏJD.SJEd._-_?Sɿ
m________:oo!o3oDxlg0B6EWU@&@@JԀe@Be{WH br
 M\'}U>pPȲeXRTkg`jn/4'Վ2
 M\'}U>pPȲeXRTkg`jn/4'Վ2
V!ŻՒnar       žHy%T27J  ҩr|px~($B׼e}+
׻?N3/ {ż}      @~o+ky      o :i ܮôF!
V!ŻՒnar       žHy%T27J  ҩr|px~($B׼e}+
׻?N3/ {ż}      @~o+ky      o :i ܮôF!
,gk<Ethernet&8J\TM?ИoR:0ā I<Ć/Sۿ\+=FԓVTMoAA4/F/X/j/T6OfkVe
,gk<Ethernet&8J\TM?ИoR:0ā I<Ć/Sۿ\+=FԓVTMoAA4/F/X/j/T6OfkVe
^(ovEOf]V?c@~ڨ
CU~7doRWXR,       <MII Management ModulQB8NO8kOOOOOOO7p̵	Uu>_P_뚙pm_ HT}sBϣ
n@U5u%J
^(ovEOf]V?c@~ڨ
CU~7doRWXR,       <MII Management ModulQB8NO8kOOOOOOO7p̵	Uu>_P_뚙pm_ HT}sBϣ
n@U5u%J


*(/>k-"u `u`bu
V[.@@";dT!Q3ZT_id>Pb0N
*(/>k-"u `u`bu
V[.@@";dT!Q3ZT_id>Pb0N
 @@"U=#)2pppVj@z3!Pa`rEd\$#
-@/չ֯蠅oح#0n

=a7J!UU+*8<?-;%T/`3[ja\n")麟̟ޟX455??@15ETDҰeTv x2Lڐ r!      9F+LuBT/x-+?/@2/h!2h-K4        _#!_h%C_w4\_n_'O____U_
oy^/wB0ACZ/////??/?A?S:`k?}???????? u+ߕ,ѶO ?2Tv      2ROdOvOOOOOOO@oRodo*_N___<_`o__&oޟnlhTx DatabeWo{
 @@"U=#)2pppVj@z3!Pa`rEd\$#
-@/չ֯蠅oح#0n

=a7J!UU+*8<?-;%T/`3[ja\n")麟̟ޟX455??@15ETDҰeTv x2Lڐ r!      9F+LuBT/x-+?/@2/h!2h-K4        _#!_h%C_w4\_n_'O____U_
oy^/wB0ACZ/////??/?A?S:`k?}???????? u+ߕ,ѶO ?2Tv      2ROdOvOOOOOOO@oRodo*_N___<_`o__&oޟnlhTx DatabeWo{
zZucp/ASew@        L
zZucp/ASew@        L
=``I   Αx o^M<+(}ꋽALK
LT [^cŰu%vǏ+/7/%s//|ooݯo(:S5
=``I   Αx o^M<+(}ꋽALK
LT [^cŰu%vǏ+/7/%s//|ooݯo(:S5
YZul~$ϴ:1ߤ 980F|=IPK]oɏۏVK]vG6}Z~ן2 /lPHY Control Signalsȯگ"4FXk}ſ׿
ϻ)!6yFewπƒϮK~OyF 9WxG*:_L^yFWM]G_ߦ߸
?BU/C!F//?#5GYi_IO[O u+,Ѷ,/ [mCF1P}i{oi/{/o-eoc/6//_=/)BM𹟗,F1(Rx DatabQ//+?.?@?R?d?v=z6pn?????OO'O9OoG QT  ƒO2
YZul~$ϴ:1ߤ 980F|=IPK]oɏۏVK]vG6}Z~ן2 /lPHY Control Signalsȯگ"4FXk}ſ׿
ϻ)!6yFewπƒϮK~OyF 9WxG*:_L^yFWM]G_ߦ߸
?BU/C!F//?#5GYi_IO[O u+,Ѷ,/ [mCF1P}i{oi/{/o-eoc/6//_=/)BM𹟗,F1(Rx DatabQ//+?.?@?R?d?v=z6pn?????OO'O9OoG QT  ƒO2
FO ˊO o^M<+ 7:_4S@WזWTXjkݦǩ____	io+o=oOoaosootoo2o*<N`rv2vgy	-? *$*ʿY h$pF}Ȉޏ&Kȟ?c"4/}jG/`k/ĬԮPHY Control Signals"%7@I[mƿؿ 2DV1Fψ0NI?7&*-8_QFWGuԅ_^FW]G_'
4FXj1/0?.?@?R?d?v?????59OO*OR@z3_8IHZ-
ꋽAa_ SۿO×uğ֞םl+o2-q|3oEoWoio{oooooooo'$'p)D|Tr1D,[ȳ% Pn$T1[        u\@Q -
ИoR:0ġ ^ c._ 6iݞ        oqs- ȿ #5
FO ˊO o^M<+ 7:_4S@WזWTXjkݦǩ____	io+o=oOoaosootoo2o*<N`rv2vgy	-? *$*ʿY h$pF}Ȉޏ&Kȟ?c"4/}jG/`k/ĬԮPHY Control Signals"%7@I[mƿؿ 2DV1Fψ0NI?7&*-8_QFWGuԅ_^FW]G_'
4FXj1/0?.?@?R?d?v?????59OO*OR@z3_8IHZ-
ꋽAa_ SۿO×uğ֞םl+o2-q|3oEoWoio{oooooooo'$'p)D|Tr1D,[ȳ% Pn$T1[        u\@Q -
ИoR:0ġ ^ c._ 6iݞ        oqs- ȿ #5
(Regis>s, WISHBONE i=, DMA support,)CrDq      }yP π`
(Regis>s, WISHBONE i=, DMA support,)CrDq      }yP π`
E(75?'ŏxK]TD ߼xV4 8e{WH ųo޻FjI&١L_¥j|߲7c{PjωP+//P?B'?9?8/s?/?`? ??D>e,Wishbone bus~f{sQ~/\$6HZl~k}؊Q#fByQ?^Qq'Ŋ7:Ⱦ#f g"gon#f+wm2g5Ks¯ԯ
E(75?'ŏxK]TD ߼xV4 8e{WH ųo޻FjI&١L_¥j|߲7c{PjωP+//P?B'?9?8/s?/?`? ??D>e,Wishbone bus~f{sQ~/\$6HZl~k}؊Q#fByQ?^Qq'Ŋ7:Ⱦ#f g"gon#f+wm2g5Ks¯ԯ
Y.$OR,Wnb$|OO
Y.$OR,Wnb$|OO
CRŠ>Pb_     Xf ϊFe!)'///A/S/e/w////-O/OMׯ?
O?1?U???       ?ӿcKL)Tx Control S_ignaltC{OOOOOOO_:_@B_T_f_x_______)LD
CRŠ>Pb_     Xf ϊFe!)'///A/S/e/w////-O/OMׯ?
O?1?U???       ?ӿcKL)Tx Control S_ignaltC{OOOOOOO_:_@B_T_f_x_______)LD
Y Yk}.ﳟşן &ֶ '|f'iP&@RdvЯV@Rv?<6?rZ?~?
̿޿?2??? O?nϒΦC@'9K]׀k}ߏߡ߳
A+ufewQPƒ_,ouf5wtg*6H~uf}wI}g$6H[O~
O
1HCUgR_@Mo/~in%,/ .?PCPyi/{////////iO{O)e?Տ_?O6O?O[=O%>IϵOONOO'_*_<_N_`_r_Y_______o"o4ojhT)onkooK~/t@^St_qr);M_q ҏݍ$6HZl~cVճşןv
1T}'3Uelfyi&ȯگ"ϤR??Ŀ?;?_0O?fNOg?rO?)߀,>Pbt߆ߘ@6Ѫ
Y Yk}.ﳟşן &ֶ '|f'iP&@RdvЯV@Rv?<6?rZ?~?
̿޿?2??? O?nϒΦC@'9K]׀k}ߏߡ߳
A+ufewQPƒ_,ouf5wtg*6H~uf}wI}g$6H[O~
O
1HCUgR_@Mo/~in%,/ .?PCPyi/{////////iO{O)e?Տ_?O6O?O[=O%>IϵOONOO'_*_<_N_`_r_Y_______o"o4ojhT)onkooK~/t@^St_qr);M_q ҏݍ$6HZl~cVճşןv
1T}'3Uelfyi&ȯگ"ϤR??Ŀ?;?_0O?fNOg?rO?)߀,>Pbt߆ߘ@6Ѫ
?(:L^//Q}fFPSj@ˊ Sۿ1/ hK/CxYfwg|~fw}g
?(:L^//Q}fFPSj@ˊ Sۿ1/ hK/CxYfwg|~fw}g
.@RdvOa4_>X_btؘ /o$/6/H/Z/      Xf1 [<˦////??'?9?K?яOO{?'?տdOOGOYOAϭOwLQKDataF!_RC_U_g_y_____@
.@RdvOa4_>X_btؘ /o$/6/H/Z/      Xf1 [<˦////??'?9?K?яOO{?'?տdOOGOYOAϭOwLQKDataF!_RC_U_g_y_____@
[U`__
[U`__
oo.o@oRodovoo6H&<Ѧ)oe
u)|0 2TvZ ?ctast!3EWi{Ï$/cCRgvߋӟ !Wi{'^?M<+	fci&,>Pbt?E??Opς_O?ϕO?O%O"Control Signalsd`@sdߚ߬߾&8J\nR/d/`ϩv)a%)`6H%ASx/{vw
w~v}w -?QcuOB) 'Mz1m\}R#1Qz1_En1Rʏ܋n1F)%!f&"e?Q{-:N Q/ v<7xޓ9e}]O贁N%kk2U
oo.o@oRodovoo6H&<Ѧ)oe
u)|0 2TvZ ?ctast!3EWi{Ï$/cCRgvߋӟ !Wi{'^?M<+	fci&,>Pbt?E??Opς_O?ϕO?O%O"Control Signalsd`@sdߚ߬߾&8J\nR/d/`ϩv)a%)`6H%ASx/{vw
w~v}w -?QcuOB) 'Mz1m\}R#1Qz1_En1Rʏ܋n1F)%!f&"e?Q{-:N Q/ v<7xޓ9e}]O贁N%kk2U
? O_oO.OBUI!E2ŲrQk`zqɴԱ,WԱEbYѮbn_]!!eߟޅaU7&NH`3QU	@[lR%^x_(?cFd#/5/G/ok/}///)y*wgǯ *;L]n&)]?&?ȿڿ?W_8
?^CgOOOO?O	/"-/0\{#EVEthernatPPre&,>Pbt@a*"eFeڪ(ጢ	:1ߤ: ƒ_,v!y`Fvd/v//N_9._d_:___/7__Q/o_7o/]AManagement DataG!ށ!$V5/@5}A35/1 eAn9	@ga3qS>w,@@V9#Z ups@P(-DT!??v@!a[svQA[s[uZvkށL[sOXvcJ1D[sw[sNXv[s
ц![sՃ%[s
Ճ!Xv5҆I$Xvgq[s&{҆A[s&҆=[s&˖҆ߖ@q[sbAՃXv&҆/q[sfC!҆W"XvkՃ\
P`F"
rv	T*tB'U';;YUYccwUwUUццU

U!!55UII]ggrϣ{˖˖//CCWWkkl]oG`F)eg4!@7L!!OGAcJ1kAс!!5I]=qA=@qA/qWk        Hkg`      !P~E^Ai^5^/1i'5^Aie^%P[e^AiE^AicZciJ5^J1iaZaikZki穁Z詁iAZAiсZсi!Z!iZiZi!Z!i5Z5iIZIi]Z]i=Z=iqZqi珑Z菑iE^Ai緑Z跑i&AZ&AiZi@qZ@qiAZAiZi/Z/iSU^qiWZWikZkiZi	Z@iiiZ!iɫh@AC0J1AA/1/D/AqqA"AWWJ1kk"a		=ii	U&U !"$%Ul4,	6i=@w,#@)E:jC-3; AU2@)E;7HRH<(
? O_oO.OBUI!E2ŲrQk`zqɴԱ,WԱEbYѮbn_]!!eߟޅaU7&NH`3QU	@[lR%^x_(?cFd#/5/G/ok/}///)y*wgǯ *;L]n&)]?&?ȿڿ?W_8
?^CgOOOO?O	/"-/0\{#EVEthernatPPre&,>Pbt@a*"eFeڪ(ጢ	:1ߤ: ƒ_,v!y`Fvd/v//N_9._d_:___/7__Q/o_7o/]AManagement DataG!ށ!$V5/@5}A35/1 eAn9	@ga3qS>w,@@V9#Z ups@P(-DT!??v@!a[svQA[s[uZvkށL[sOXvcJ1D[sw[sNXv[s
ц![sՃ%[s
Ճ!Xv5҆I$Xvgq[s&{҆A[s&҆=[s&˖҆ߖ@q[sbAՃXv&҆/q[sfC!҆W"XvkՃ\
P`F"
rv	T*tB'U';;YUYccwUwUUццU

U!!55UII]ggrϣ{˖˖//CCWWkkl]oG`F)eg4!@7L!!OGAcJ1kAс!!5I]=qA=@qA/qWk        Hkg`      !P~E^Ai^5^/1i'5^Aie^%P[e^AiE^AicZciJ5^J1iaZaikZki穁Z詁iAZAiсZсi!Z!iZiZi!Z!i5Z5iIZIi]Z]i=Z=iqZqi珑Z菑iE^Ai緑Z跑i&AZ&AiZi@qZ@qiAZAiZi/Z/iSU^qiWZWikZkiZi	Z@iiiZ!iɫh@AC0J1AA/1/D/AqqA"AWWJ1kk"a		=ii	U&U !"$%Ul4,	6i=@w,#@)E:jC-3; AU2@)E;7HRH<(
U2Eܴ)En;7
RUlLܽ(E$<(E:@?T%O;]RDD{;U$
U2Eܴ)En;7
RUlLܽ(E$<(E:@?T%O;]RDD{;U$
4(U1(UO"D&aU=QJf     )h"Ty+U,
_Ʌ&!Q-
4(U1(UO"D&aU=QJf     )h"Ty+U,
_Ʌ&!Q-
H*9(TYgTEQ/,GuideTheDocPage-1Gesture FormatBlock NormalVisio 10Block ShadowVisio 12Block HighltVisio 11ConnectorVisio 90Dot ConnectorConnector ArrowVisio 00Visio 01Visio 02Visio 03Visio 13Visio 20Visio 21Visio 22Visio 23Visio 50Visio 51Visio 52Visio 53Visio 70Visio 80BoxBox.2Box.3Box.8Box.9Box.21Box.36Box.6_~Z'3d)E<
H*9(TYgTEQ/,GuideTheDocPage-1Gesture FormatBlock NormalVisio 10Block ShadowVisio 12Block HighltVisio 11ConnectorVisio 90Dot ConnectorConnector ArrowVisio 00Visio 01Visio 02Visio 03Visio 13Visio 20Visio 21Visio 22Visio 23Visio 50Visio 51Visio 52Visio 53Visio 70Visio 80BoxBox.2Box.3Box.8Box.9Box.21Box.36Box.6_~Z'3d)E<
Et-
Et-
TGU
c
TGU
c
=>v )ETU$,
=>v )ETU$,
<9UTG
<9UTG
lUTUkUU
lUTUkUU
U
U
̧
̧
ի
ի
W)Eř
W)Eř
,mҙ
,mҙ
UDmߙ
UDmߙ
\m
\m
tm
tm
m>v mm m-m:&c! UOA! S,! ]I*
m>v mm m-m:&c! UOA! S,! ]I*
U
UUUUl4,6i=@w,K#@_)E`UUC-3AUl4,)EA
U
UUUUl4,6i=@w,K#@_)E`UUC-3AUl4,)EA
A>-)E77_*<N@)EhKRVgLP(EA8uH<(
A>-)E77_*<N@)EhKRVgLP(EA8uH<(
H<(
H<(
_*<NE<)EA
RVgP(Eq 
_*<NE<)EA
RVgP(Eq 
&{zN
&{zN
   g"4FX(G;6@(g:s@y
   g"4FX(G;6@(g:s@y
^J(E}4O(E:]]R
^J(E}4O(E:]]R
^P(Eq&lS(Eu!BG;Q
>9tFpQGFC(EnP$'(E'U;N\)SE)U1SV~o(EV
^P(Eq&lS(Eu!BG;Q
>9tFpQGFC(EnP$'(E'U;N\)SE)U1SV~o(EV
O?JAtD)Eժ5 C=-!)E5 J! 5 @Oh+'0@HXdp|igormG4E EMF,El@VISIODrawingLD ??d(@(@ʦDocumentSummaryInformation81TableSummaryInformation(
DocumentSummaryInformation8(!PagesMastersPage-1Box8_VPID_ALTERNATENAMES_VPID_PREVIEWS_PID_LINKBASE        AOh+'04     DP
O?JAtD)Eժ5 C=-!)E5 J! 5 @Oh+'0@HXdp|igormG4E EMF,El@VISIODrawingLD ??d(@(@ʦDocumentSummaryInformation81TableSummaryInformation(
DocumentSummaryInformation8(!PagesMastersPage-1Box8_VPID_ALTERNATENAMES_VPID_PREVIEWS_PID_LINKBASE        AOh+'04     DP
lx
 
lx
 

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmopqrstuvwxyz{|}~0

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmopqrstuvwxyz{|}~0


#A23޼Yn8]'31`!3޼Yn8]'̲+bS3x|w9gH2ppZ-FZY3k--%F.W$hIr%$Whu+WZ9y;߷S'u瞯k;s_ΦG)A:?7um"uw}gu:[umr[|pyNM-wM}rBtv46t)&0].Q%(vn.YKMҥz.R*7N7]ổ긾PSS.h1ӔG+U
|G/P/nߟ        ѭ(Ι~9KQc.DwCQ3()_'1-o񟜄1)]6s(Rsyg^P٭t&5os7(ySprϿ´}6\GSJ=zLB\
#A23޼Yn8]'31`!3޼Yn8]'̲+bS3x|w9gH2ppZ-FZY3k--%F.W$hIr%$Whu+WZ9y;߷S'u瞯k;s_ΦG)A:?7um"uw}gu:[umr[|pyNM-wM}rBtv46t)&0].Q%(vn.YKMҥz.R*7N7]ổ긾PSS.h1ӔG+U
|G/P/nߟ        ѭ(Ι~9KQc.DwCQ3()_'1-o񟜄1)]6s(Rsyg^P٭t&5os7(ySprϿ´}6\GSJ=zLB\
S/JKRI=#M'v[RwR7RWIM?:%ԗP/>z&TIGQN-mk*XۏS/Fk/,yөH=zo]ބzuRA}=ԋQϧK=h	cޑzϹҭ퇩^F}-S/>z6#MvԛRwR3.m~N[R/z3'SOޟzRn~ީUNm?Bv|골PO>z"꽩wފ@m?퇨量z+SK=z4#'PGH-;멟vh{CPM}3ԗS_L}6i3PJ}>ԻQoM)uvm?e
S/JKRI=#M'v[RwR7RWIM?:%ԗP/>z&TIGQN-mk*XۏS/Fk/,yөH=zo]ބzuRA}=ԋQϧK=h	cޑzϹҭ퇩^F}-S/>z6#MvԛRwR3.m~N[R/z3'SOޟzRn~ީUNm?Bv|골PO>z"꽩wފ@m?퇨量z+SK=z4#'PGH-;멟vh{CPM}3ԗS_L}6i3PJ}>ԻQoM)uvm?e
菉z)RI}*     ԓޟzOꝩJHMOش=ԷS_G}%SA=z*QPNk~֪ǩ6k\yԳ>z~ԻPބOz-1QC}0;BkP7Pޭ_sR_0wPNPn}'@?1w_>S>}~^SwfmƬQX?+0Y=V#zXoQP#>]RԯnIۿ2i'I}7L9OS$C} SJ=z8?Fm>Sk_1S-;Qzu
@
菉z)RI}*     ԓޟzOꝩJHMOش=ԷS_G}%SA=z*QPNk~֪ǩ6k\yԳ>z~ԻPބOz-1QC}0;BkP7Pޭ_sR_0wPNPn}'@?1w_>S>}~^SwfmƬQX?+0Y=V#zXoQP#>]RԯnIۿ2i'I}7L9OS$C} SJ=z8?Fm>Sk_1S-;Qzu
@
H]oRQNPo~ԛQwQIO
H]oRQNPo~ԛQwQIO
g?_,9>XéޗԯFN+ѾP8ſ[Q@7GQOC}ԗQ_E}#˩^EHgSIR+o^F}?OQ?G`ޑzԇRM=z.ԋ/f;~iA$H#wޏzQϢG}.EWP_C}]Q?N,`mowC=(sϠ>ꫨG~1DCC%{RO}dO>BKR@}'+~%Tۛj{kݨ>P)3O>b˩nWR?M]0moA=z'PA=z|s:߮{-US=TmwE?$3O^@}!ԷPI 
g?_,9>XéޗԯFN+ѾP8ſ[Q@7GQOC}ԗQ_E}#˩^EHgSIR+o^F}?OQ?G`ޑzԇRM=z.ԋ/f;~iA$H#wޏzQϢG}.EWP_C}]Q?N,`mowC=(sϠ>ꫨG~1DCC%{RO}dO>BKR@}'+~%Tۛj{kݨ>P)3O>b˩nWR?M]0moA=z'PA=z|s:߮{-US=TmwE?$3O^@}!ԷPI 
g_4h{Sލz4AGROM}BꋩzS~ިFmoA#c'PM=z.|Eԋ{~z5uIۛ.{SH}tygQ_D}57REqUkܬmwE=zTgP/z     uԷPC P7h3@[RoG'hC>z6/eS?Ls-mh{kK}(3RMrꫩoG^M]'ۛX=zQA},yR_D}5ԷQER.S:VnX6cuN=z%WQ_G};=ԏP?AQJ=zigS_L}97SMJꧩ @moA=z'PA=z|sS_A}=mR?D$$vS[Q@7GQOC}ԗQ_E}#˩^Ez4nQoJIMشA;o^JBԧRϤL=zQ;SoK=yesD/Sޝzͩ8CۏS?D}mP_A}gQG}8wI ujkQj˩QM=zԇRއzGꭩSP?gS6m?L}?2z!ԳO>{RoG%u'u#3Vm?aPB}KPA=z*$ԣwޖzs65mhqwQH}
eQE=z:qQMVԛP7S~^;z1"sQM=z,;RoA=9W0˨bԧQϦB}$AԣwގzSNL~ƤRI}R%R/>z&dISޙz[mʨGSN}#UԗQO}GQOC7[QwS7S?km?D}/mS_A\ԳQA=z?=GRoAA]O^+~nꛩߣi{MۯF+pz@}8'SRԷRgԏQO]vmofo~;GPN}穿JMRԿ=uCC~-No~Pcԟ_6%Sz@j{O} {>ԟA}RWԿsjݩPRpRLP+ߢG?
福\riuSroWSL}ԏR?MxMI~㨏>z%WQ_G};=ԏP?Az2       ԧRI}!Ko~OQ@bfmoM>QJ=zigS_L}97SMJꧩ}/-GRA#QϢO}.b+^ꇨ~moEc'RE=zYS_F}ԷS/~zžgj;SޟzdԧR/z     R[~z3/PMmގz7QI=z6i/ZewS?L9z۵{P@}44Q/z;~ImoVԻPM=z"qөQE}ePH}rǩWQncj{[ݩGQD=zf-v|gjՏOS~MOvtQǧ8a}=>PPc=ǀڎi5qLpyz&u8ii- nbxHY{=1W=ILOqߘO"khq;h{ygHe>؈Yu֭e^ ^=5\M=KQ$(ňl('}#pPﭗ2ܯ|X>%S.00gumY-_X?1KU>3RwrMR~XykrPeg(˰le8E3
CYNw4Mo1^ZK|EvW>Ozyuw()C]<|c9>ۭ6qõ:kcpOci:OZC뱻XuJcI5S^g~g^c^SnY7674<W9ia^8dZ09pC??+Ǭ&Qg($/w~ɴbU8>RNDLF++PfU_?q>r)<šÿt׭UϭXFmf6D'׬_OkA!|vJ}Dk7ÜouW6󥞡V4VS'CKU\r}g[L|7j^uո}!>oT]p1M<+?|Iۚ*vzZ`݈Fm;thrlqLFڷxl+kltWj[AJmS!KoQ1j(	:ugb{1s=vSf5#}	^33ރruoou/]MgQVΠ{Gݮy(7ZLڈϚ-wz;}]Q,*[q㧶ޖƜ[_cAc2u`47eo}=wz^GbDeܿz捙^gyC]'u{6.R~	e)[iʽ<ݯR: ǧRYyh|"$ҔI=Y]6GFWYfu,3L23H]fbMXSˌˌeP2sI]q}Om<;4UOm7(br˲/,`ĚW/}j̺}~6ۥ-'wӺ?g>s>Uſ||-+5UnY[2l{1|b}nV^,k7㵆wϻi}.X#e5"]y3?V~i|*vTE\N)q.*s      8IUblv#@S>klMîԾpu_p^eևW[
×/_N:^>Va     mk&>_s޿yܩdpk(`PqgˆB\e2/\]TsS{*إRRZ}
RGq4Oÿr$kSNuW8K*bj[n
g_4h{Sލz4AGROM}BꋩzS~ިFmoA#c'PM=z.|Eԋ{~z5uIۛ.{SH}tygQ_D}57REqUkܬmwE=zTgP/z     uԷPC P7h3@[RoG'hC>z6/eS?Ls-mh{kK}(3RMrꫩoG^M]'ۛX=zQA},yR_D}5ԷQER.S:VnX6cuN=z%WQ_G};=ԏP?AQJ=zigS_L}97SMJꧩ @moA=z'PA=z|sS_A}=mR?D$$vS[Q@7GQOC}ԗQ_E}#˩^Ez4nQoJIMشA;o^JBԧRϤL=zQ;SoK=yesD/Sޝzͩ8CۏS?D}mP_A}gQG}8wI ujkQj˩QM=zԇRއzGꭩSP?gS6m?L}?2z!ԳO>{RoG%u'u#3Vm?aPB}KPA=z*$ԣwޖzs65mhqwQH}
eQE=z:qQMVԛP7S~^;z1"sQM=z,;RoA=9W0˨bԧQϦB}$AԣwގzSNL~ƤRI}R%R/>z&dISޙz[mʨGSN}#UԗQO}GQOC7[QwS7S?km?D}/mS_A\ԳQA=z?=GRoAA]O^+~nꛩߣi{MۯF+pz@}8'SRԷRgԏQO]vmofo~;GPN}穿JMRԿ=uCC~-No~Pcԟ_6%Sz@j{O} {>ԟA}RWԿsjݩPRpRLP+ߢG?
福\riuSroWSL}ԏR?MxMI~㨏>z%WQ_G};=ԏP?Az2       ԧRI}!Ko~OQ@bfmoM>QJ=zigS_L}97SMJꧩ}/-GRA#QϢO}.b+^ꇨ~moEc'RE=zYS_F}ԷS/~zžgj;SޟzdԧR/z     R[~z3/PMmގz7QI=z6i/ZewS?L9z۵{P@}44Q/z;~ImoVԻPM=z"qөQE}ePH}rǩWQncj{[ݩGQD=zf-v|gjՏOS~MOvtQǧ8a}=>PPc=ǀڎi5qLpyz&u8ii- nbxHY{=1W=ILOqߘO"khq;h{ygHe>؈Yu֭e^ ^=5\M=KQ$(ňl('}#pPﭗ2ܯ|X>%S.00gumY-_X?1KU>3RwrMR~XykrPeg(˰le8E3
CYNw4Mo1^ZK|EvW>Ozyuw()C]<|c9>ۭ6qõ:kcpOci:OZC뱻XuJcI5S^g~g^c^SnY7674<W9ia^8dZ09pC??+Ǭ&Qg($/w~ɴbU8>RNDLF++PfU_?q>r)<šÿt׭UϭXFmf6D'׬_OkA!|vJ}Dk7ÜouW6󥞡V4VS'CKU\r}g[L|7j^uո}!>oT]p1M<+?|Iۚ*vzZ`݈Fm;thrlqLFڷxl+kltWj[AJmS!KoQ1j(	:ugb{1s=vSf5#}	^33ރruoou/]MgQVΠ{Gݮy(7ZLڈϚ-wz;}]Q,*[q㧶ޖƜ[_cAc2u`47eo}=wz^GbDeܿz捙^gyC]'u{6.R~	e)[iʽ<ݯR: ǧRYyh|"$ҔI=Y]6GFWYfu,3L23H]fbMXSˌˌeP2sI]q}Om<;4UOm7(br˲/,`ĚW/}j̺}~6ۥ-'wӺ?g>s>Uſ||-+5UnY[2l{1|b}nV^,k7㵆wϻi}.X#e5"]y3?V~i|*vTE\N)q.*s      8IUblv#@S>klMîԾpu_p^eևW[
×/_N:^>Va     mk&>_s޿yܩdpk(`PqgˆB\e2/\]TsS{*إRRZ}
RGq4Oÿr$kSNuW8K*bj[n

X[=

X[=
eRGv5-sO+4_r>=]ܗ2'_\eng̉keb9CߠGbXxeN\vp~0ipkE*MjWrL2#.4v/G|b9lMpO_(ޮ.GQ2}{1[,Gbr$K.GΉ^_'ʸvr;H2kWrtX[rA;kWr$.u   Ϻ~*S+qbAr?a2*bXx
v)v>,Qն_sM^vgu}       +{YUkGqMÿ|*Kx6
eRGv5-sO+4_r>=]ܗ2'_\eng̉keb9CߠGbXxeN\vp~0ipkE*MjWrL2#.4v/G|b9lMpO_(ޮ.GQ2}{1[,Gbr$K.GΉ^_'ʸvr;H2kWrtX[rA;kWr$.u   Ϻ~*S+qbAr?a2*bXx
v)v>,Qն_sM^vgu}       +{YUkGqMÿ|*Kx6
^_/g~q
դ~L?>ɤ.GϚ..GL'LWn9ˑ8\JMGq܋b9%#1^r94)MʽQmtef_li]1ɗyL:8fVG|kb9qZ5Sc
^_/g~q
դ~L?>ɤ.GϚ..GL'LWn9ˑ8\JMGq܋b9%#1^r94)MʽQmtef_li]1ɗyL:8fVG|kb9qZ5Sc
vV[      [
vV[      [
+̈́e&F†a=a`-aNv&Dډia{`[``%%X&,Ešl`iUҎa`ak````yt8X",
+̈́e&F†a=a`-aNv&Dډia{`[``%%X&,Ešl`iUҎa`ak````yt8X",
fUI;$(l/ll=l5Vˇ`a        XXXGXX0L;VvV[[     [+MeR`#a`Ѱnv0'K
fUI;$(l/ll=l5Vˇ`a        XXXGXX0L;VvV[[     [+MeR`#a`Ѱnv0'K
ANX)V
ANX)V
˄%Ò`aQΰP
v))
˄%Ò`aQΰP
v))
66K%b`a``nv6P@i`{a`a+`Ű|X,
69`ziJݰͰŰٰiX
66K%b`a``nv6P@i`{a`a+`Ű|X,
69`ziJݰͰŰٰiX
l(l5)`v.V
l(l5)`v.V
[
[
[     
[     
K
uŒ6i'lҎVfr`QxX;9
J;kvv
6˂"aM`gIo[=vZX-kaޅ    {
K
uŒ6i'lҎVfr`QxX;9
J;kvv
6˂"aM`gIo[=vZX-kaޅ    {
!ؽ[an]`uH!S؇ބ
!ؽ[an]`uH!S؇ބ
.?vi`>:%س`&
3~I&G`o{쏰Gav3wk`A0Vi_YO;7`=3   xؽ[a]a7a-k%S^'cac``wkYaHOaޅ*%
.?vi`>:%س`&
3~I&G`o{쏰Gav3wk`A0Vi_YO;7`=3   xؽ[a]a7a-k%S^'cac``wkYaHOaޅ*%
`?(K>a^-=    {ll0-Nka!0{}{&UyG`	
v=I?=`>m{,lqdXpX_؍aa0;t}{kn6)`a1D(X:,66
`?(K>a^-=    {ll0-Nka!0{}{&UyG`	
v=I?=`>m{,lqdXpX_؍aa0;t}{kn6)`a1D(X:,66
V;lBm:â`aIdX&l*V+mU.viMa`#a)l4X!l1l%l-vV	;;;u`ai\X>V[
[;
V;lBm:â`aIdX&l*V+mU.viMa`#a)l4X!l1l%l-vV	;;;u`ai\X>V[
[;
;       5  
;       5  
K````k`a`*X
)-;,
K````k`a`*X
)-;,
K2a3`%:A        %
     ˆ̈́–V6`aa```ְ>XPhX,6V[[
;;
K2a3`%:A        %
     ˆ̈́–V6`aa```ְ>XPhX,6V[[
;;
;
95              e`sa`+`k````aga50w:b`QTXll>l      lll;l<"-4DZKXgXOXX2ll*l&l!l)V;Jk*5ll(,
[[[
;ä9¤Ez`#`i,X>l.
;
95              e`sa`+`k````aga50w:b`QTXll>l      lll;l<"-4DZKXgXOXX2ll*l&l!l)V;Jk*5ll(,
[[[
;ä9¤Ez`#`i,X>l.
 AZ;X7X4ll$,
+-v*a`z`XXl4,
ˇaaa;`{aGa'a0IZV.ް8X"l,[[[+Uj`6fimaaQxX,        +-NҜZz¢aC`#a`ٰBRJXl?0bl
 AZ;X7X4ll$,
+-v*a`z`XXl4,
ˇaaa;`{aGa'a0IZV.ް8X"l,[[[+Uj`6fimaaQxX,        +-NҜZz¢aC`#a`ٰBRJXl?0bl

ˀfÊ`aaa;``Gaa0UZHXX?Xll,[[[;;;mҚۤuua`|*:v y.-.%3'?l,666V

ˀfÊ`aaa;``Gaa0UZHXX?Xll,[[[;;;mҚۤuua`|*:v y.-.%3'?l,666V
     ]YҚ:u

2``aaakaaa`0}4GHXX?Xl,
ˇͅVöNNinVްX"l,[[+Ul.l%aBX    vV;s,66ˆMV`aas0}%F`|XQaͼG-oWWzxG=dFˎ6{ܳs{rO[_֋gs=gh޽!S6    38pJ;[+-f2a$X<,
     ]YҚ:u

2``aaakaaa`0}4GHXX?Xl,
ˇͅVöNNinVްX"l,[[+Ul.l%aBX    vV;s,66ˆMV`aas0}%F`|XQaͼG-oWWzxG=dFˎ6{ܳs{rO[_֋gs=gh޽!S6    38pJ;[+-f2a$X<,
fJ
fJ
vV[[[˃aqް.V&03!CQ^zjX1˅F``v..0l7VˆFa``MaN36i-RX	l!6	K%â`ama0UikN[Sa`XwXXsVv!8lll
lll.,uEšjviGa`;`aaaEٰ\Xl4l(,٤I;+m-f²a`#aC`Ѱv0';cv* lllV˄’`(XwX[Xs
VcVevV[[[˃aqް.V&03:@iGa{a;`aaŰ"X>,
Kz:Zaz9Jðݰ2ZJbX!l, u59aLΘUv¶Ja%TX&,ulFiUFiG`UeYX:l,
ks̰i'
¶Vasa,Xl,        kszizi`aaka˽{4e٤]66668lY+a[a>}        Kkfv6؝`M̓={&]؇a_þBҮu661ؓaކo؏@i"`]a
{49˰7``}
vV[[[˃aqް.V&03!CQ^zjX1˅F``v..0l7VˆFa``MaN36i-RX	l!6	K%â`ama0UikN[Sa`XwXXsVv!8lll
lll.,uEšjviGa`;`aaaEٰ\Xl4l(,٤I;+m-f²a`#aC`Ѱv0';cv* lllV˄’`(XwX[Xs
VcVevV[[[˃aqް.V&03:@iGa{a;`aaŰ"X>,
Kz:Zaz9Jðݰ2ZJbX!l, u59aLΘUv¶Ja%TX&,ulFiUFiG`UeYX:l,
ks̰i'
¶Vasa,Xl,        kszizi`aaka˽{4e٤]66668lY+a[a>}        Kkfv6؝`M̓={&]؇a_þBҮu661ؓaކo؏@i"`]a
{49˰7``}
-LfwJv=fX_]aá{l+#go`L.i.`a=}䚡k5l3l(4&\=]M"a]``qq,Xl.lll
ll8,&Izuua`|*:v	y$Mtu
%&f–Ja`;aaS0Yj

-LfwJv=fX_]aá{l+#go`L.i.`a=}䚡k5l3l(4&\=]M"a]``qq,Xl.lll
ll8,&Izuua`|*:v	y$Mtu
%&f–Ja`;aaS0Yj

KefÖ6v*aarVY*Ez`#`i,X>l.
vvv&?a(KEZ+XXoX,6
KefÖ6v*aarVY*Ez`#`i,X>l.
vvv&?a(KEZ+XXoX,6
ˁ͇͂-mmÎ`aTXuEÒ`ɰLTXl!V
ˁ͇͂-mmÎ`aTXuEÒ`ɰLTXl!V
     ;]ORa

        Keæ
     ;]ORa

        Keæ
aa+akaeݰðJ9.MQ
aa+akaeݰðJ9.MQ
XGXX,,6˅Ê`Űհj!MR
XGXX,,6˅Ê`Űհj!MR
XXoX,6˃͂--m킕Îê`50[4PY*`aQxX,   
>}~$S\;~c{9
&9%~c]=;1)7ٟ,33<"vʃ)'Luuօzn=b],zx¬Üa}MfqJY蕲Jx4)2"&cҔ#3gOLQ[rSxnsϭ|{^oϢ3r"Ʃ!sHc
XXoX,6˃͂--m킕Îê`50[4PY*`aQxX,   
>}~$S\;~c{9
&9%~c]=;1)7ٟ,33<"vʃ)'Luuօzn=b],zx¬Üa}MfqJY蕲Jx4)2"&cҔ#3gOLQ[rSxnsϭ|{^oϢ3r"Ʃ!sHc
>|αvMİ_Au)n4t<#zѠƼ{̥&+
>|αvMİ_Au)n4t<#zѠƼ{̥&+
tUCsCW^9nR6Gyl17uH.pmz
tUCsCW^9nR6Gyl17uH.pmz
~J{|υpfyuڮ%,>爋O2iY.z,kr]k=KZ7}m#.]tqz+k~gywy^۟S59AoTXcvDNyYhStP
wPzG{.~'Tk@7|&ڶG5<֙PjtNmsnLn=eHĴIu6?W+n+k_m|M_ky\|\
~J{|υpfyuڮ%,>爋O2iY.z,kr]k=KZ7}m#.]tqz+k~gywy^۟S59AoTXcvDNyYhStP
wPzG{.~'Tk@7|&ڶG5<֙PjtNmsnLn=eHĴIu6?W+n+k_m|M_ky\|\
cP_e~~
cP_e~~
gyU|
U|-Ɵ+A^?_߯_g37/n\z}^1
/M'ɽ![O5%"nҔ$KHvv       Z>[Co-we))").qm      wņ{?=)K}~Xrouy       O9u=>:"+3&O}z֊<`5ne4s@uV1Ҳ1)y]6gn,ir*vfgyEu~ye2*^C"\z>?yyE>L!_#Sh;
gyU|
U|-Ɵ+A^?_߯_g37/n\z}^1
/M'ɽ![O5%"nҔ$KHvv       Z>[Co-we))").qm      wņ{?=)K}~Xrouy       O9u=>:"+3&O}z֊<`5ne4s@uV1Ҳ1)y]6gn,ir*vfgyEu~ye2*^C"\z>?yyE>L!_#Sh;
g
g
=jB)=)$)ku
=jB)=)$)ku
%\?w
%\?w
pw
pw
kNk+N{(oiOgݛ|:gb^e_eѯnO29{
kNk+N{(oiOgݛ|:gb^e_eѯnO29{
q9t'׻\|]]Öz$&cGx-+l:a>>K=%'庖a?kœf
q9t'׻\|]]Öz$&cGx-+l:a>>K=%'庖a?kœf
i>@>Normal$xa$CJ_HmH sH     tH     j@j
   Heading 15$$$
i>@>Normal$xa$CJ_HmH sH     tH     j@j
   Heading 15$$$
&F
f!&d0@&P0a$5CJ`OJQJJ@J
       Heading 2$$h@&a$5CJ$OJQJ\@\     Heading 3$$
f!@&a$5CJOJQJmHnHu\@\
   Heading 4&$$
f!@&^a$56CJOJQJD@D   Heading 5$$
f!@&a$
&F
f!&d0@&P0a$5CJ`OJQJJ@J
       Heading 2$$h@&a$5CJ$OJQJ\@\     Heading 3$$
f!@&a$5CJOJQJmHnHu\@\
   Heading 4&$$
f!@&^a$56CJOJQJD@D   Heading 5$$
f!@&a$
6B*CJ F@F Heading 6$$
3@&a$6CJ F@F
 Heading 7$$@&a$5CJ@OJQJB@B Heading 8
<@&6CJOJQJD	@D	Heading 9
	<@&56CJOJQJ<A@<Default Paragraph FontNONHeading 1 Name$@&a$5CJHOJQJR@RHeader

!&5B*CJOJQJ\mHnHphu< @<
Footer
!CJOJQJ(U@!(	Hyperlink>*B*&)@1&Page NumberV>@VTitle$<a$*CJ`KHOJQJ\_HmHnHsH     tH     uF@F
TOC 1x-DM
6B*CJ F@F Heading 6$$
3@&a$6CJ F@F
 Heading 7$$@&a$5CJ@OJQJB@B Heading 8
<@&6CJOJQJD	@D	Heading 9
	<@&56CJOJQJ<A@<Default Paragraph FontNONHeading 1 Name$@&a$5CJHOJQJR@RHeader

!&5B*CJOJQJ\mHnHphu< @<
Footer
!CJOJQJ(U@!(	Hyperlink>*B*&)@1&Page NumberV>@VTitle$<a$*CJ`KHOJQJ\_HmHnHsH     tH     uF@F
TOC 1x-DM
5;CJOJQJ:@:
TOC 2,^,;CJOJQJD@bDTOC 3^5CJOJQJmHnHu.@.
TOC 4^CJ8V@8FollowedHyperlink>*B*<"@<Caption$xa$5CJOJQJ<O<
Table$((a$CJOJQJ\*O*
Index

5;CJOJQJ:@:
TOC 2,^,;CJOJQJD@bDTOC 3^5CJOJQJmHnHu.@.
TOC 4^CJ8V@8FollowedHyperlink>*B*<"@<Caption$xa$5CJOJQJ<O<
Table$((a$CJOJQJ\*O*
Index

&FROR
Appendix Name$a$5CJHOJQJmHnHu8T@8
&FROR
Appendix Name$a$5CJHOJQJmHnHu8T@8
Block Text]^&B@&
       Body Text@O@
Appendix
Block Text]^&B@&
       Body Text@O@
Appendix
&F&d0P0JP@JBody Text 2!$da$6B*CJ$]ph.Q@".Body Text 3"CJHM@2HBody Text First Indent
&F&d0P0JP@JBody Text 2!$da$6B*CJ$]ph.Q@".Body Text 3"CJHM@2HBody Text First Indent
#`<C@B<Body Text Indent
#`<C@B<Body Text Indent
$h^h0@R0Comment Text%CJL@Date&0+@r0Endnote Text'CJ2@2
Footnote Text(CJ2
$h^h0@R0Comment Text%CJL@Date&0+@r0Endnote Text'CJ2@2
Footnote Text(CJ2
@2
Index 1)^`:!@:
Index Heading*5OJQJ,/@,List+h^h`02@0List 2,^`20@2
List Bullet     -
@2
Index 1)^`:!@:
Index Heading*5OJQJ,/@,List+h^h`02@0List 2,^`20@2
List Bullet     -
&F       66@6

List Bullet 2  .
&F       66@6

List Bullet 2  .
&F
&F
21@2List Number      /
21@2List Number      /
&F6:@6
List Number 2       0
&F6:@6
List Number 2       0
&F6@6
Normal Indent
&F6@6
Normal Indent
1^:J@":Subtitle2$<@&a$OJQJL,@LTable of Authorities3^`D#`DTable of Figures4 ^` :.@:TOA Heading5x5OJQJ&O&
   Caption 16DODHeadeing 1 Name7$a$5CJHPY@PDocument Map8$-D M
1^:J@":Subtitle2$<@&a$OJQJL,@LTable of Authorities3^`D#`DTable of Figures4 ^` :.@:TOA Heading5x5OJQJ&O&
   Caption 16DODHeadeing 1 Name7$a$5CJHPY@PDocument Map8$-D M
a$OJQJ0@0
TOC 59$^a$0@0
TOC 6:$^a$0@0
TOC 7;$^a$0@0
TOC 8<$^a$0@0
TOC 9=$^a$DR@DBody Text Indent 2>^NS@NBody Text Indent 3?$^a$\L^@LNormal (Web)@$dd[$\$a$aJmH       sH     Fg@FHTML TypewriterCJOJPJQJ^JaJZN@A"ZBody Text First Indent 2B$^`a$4?@24ClosingC$^a$>[@B>E-mail SignatureD$a$n$@RnEnvelope Address+E$@&+D/^@a$OJQJ^JaJL%@bLEnvelope ReturnF$a$CJOJQJ^J<`@r<HTML AddressG$a$6]Pe@PHTML PreformattedH$a$CJOJQJ^J<@<
Index 2I$^`a$<@<
Index 3J$^`a$<
@<
Index 4K$^`a$<@<
Index 5L$^`a$<@<
Index 6M$^`a$<@<
Index 7N$^`a$<@<
Index 8O$^`a$<@<
Index 9P$p^p`a$:3@:List 3Q$Q^Q`a$:4@":List 4R$l^l`a$:5@2:List 5S$^`a$R7@BR

List Bullet 3%T$
a$OJQJ0@0
TOC 59$^a$0@0
TOC 6:$^a$0@0
TOC 7;$^a$0@0
TOC 8<$^a$0@0
TOC 9=$^a$DR@DBody Text Indent 2>^NS@NBody Text Indent 3?$^a$\L^@LNormal (Web)@$dd[$\$a$aJmH       sH     Fg@FHTML TypewriterCJOJPJQJ^JaJZN@A"ZBody Text First Indent 2B$^`a$4?@24ClosingC$^a$>[@B>E-mail SignatureD$a$n$@RnEnvelope Address+E$@&+D/^@a$OJQJ^JaJL%@bLEnvelope ReturnF$a$CJOJQJ^J<`@r<HTML AddressG$a$6]Pe@PHTML PreformattedH$a$CJOJQJ^J<@<
Index 2I$^`a$<@<
Index 3J$^`a$<
@<
Index 4K$^`a$<@<
Index 5L$^`a$<@<
Index 6M$^`a$<@<
Index 7N$^`a$<@<
Index 8O$^`a$<@<
Index 9P$p^p`a$:3@:List 3Q$Q^Q`a$:4@":List 4R$l^l`a$:5@2:List 5S$^`a$R7@BR

List Bullet 3%T$
&F
8^a$R8@RR

List Bullet 4%U$
&F
8^a$R8@RR

List Bullet 4%U$
&F
^a$R9@bR

List Bullet 5%V$
&F
^a$R9@bR

List Bullet 5%V$
&F

^a$<D@r<
List ContinueW$^a$@E@@List Continue 2X$6^6a$@F@@List Continue 3Y$Q^Qa$@G@@List Continue 4Z$l^la$@H@@List Continue 5[$^a$R;@R
List Number 3%\$
&F

^a$<D@r<
List ContinueW$^a$@E@@List Continue 2X$6^6a$@F@@List Continue 3Y$Q^Qa$@G@@List Continue 4Z$l^la$@H@@List Continue 5[$^a$R;@R
List Number 3%\$
&F
8^a$R<@R
List Number 4%]$
&F
8^a$R<@R
List Number 4%]$
&F
^a$R=@R
List Number 5%^$
&F
^a$R=@R
List Number 5%^$
&F
^a$d-@d
&F
^a$d-@d
Macro Text"_
 `       @ 
OJQJ^J_HmH   sH     tH     I@Message Headerq`$n$d%d&d'd-DM
Macro Text"_
 `       @ 
OJQJ^J_HmH   sH     tH     I@Message Headerq`$n$d%d&d'd-DM
NOPQ^n`a$OJQJ^JaJ6O@6Note Headinga$a$BZ@"B
NOPQ^n`a$OJQJ^JaJ6O@6Note Headinga$a$BZ@"B
Plain Textb$a$CJOJQJ^J2K@2
Plain Textb$a$CJOJQJ^J2K@2
Salutationc$a$8@@B8     Signatured$^a$:'@Q:Comment ReferenceCJaJTx
Tx   
Salutationc$a$8@@B8     Signatured$^a$:'@Q:Comment ReferenceCJaJTx
Tx   

*&Z%&>Z%&rZ%-!z#zzzzzz!z!z!z%z%z!z%z%z% z%

*&Z%&>Z%&rZ%-!z#zzzzzz!z!z!z%z%z!z%z%z% z%
z%z!z!
z!z!z!z!z!z!z!z!z%z%z%z!z!z!z!z!z!z!z! z!!z!"z!#z!$z!%z!&zp(*,S.|3:;;AwF*KP(Q)QUX]ayfj]m`mjmkmqtu|^%&ˣ1XMX  
z%z!z!
z!z!z!z!z!z!z!z!z%z%z%z!z!z!z!z!z!z!z! z!!z!"z!#z!$z!%z!&zp(*,S.|3:;;AwF*KP(Q)QUX]ayfj]m`mjmkmqtu|^%&ˣ1XMX  


n
129:.
 !"#j$a%&&'(:)*+,
n
129:.
 !"#j$a%&&'(:)*+,
)*+>RSTU_
)*+>RSTU_
*+/8C!$OPT]`stx $-0 $-0nos|efktw
*+/8C!$OPT]`stx $-0 $-0nos|efktw
%78=FI\]bknd<L              ,
%78=FI\]bknd<L              ,
YF(

{FwF
kWop'5>gLNoo,a m  &!~!!0"""I##$c$$!%%%<&&&N''(k((((S))#********+T+g+,,,6,},,,"-#->-----R.S.X.^.h.t.u.{.}...........................////////////
YF(

{FwF
kWop'5>gLNoo,a m  &!~!!0"""I##$c$$!%%%<&&&N''(k((((S))#********+T+g+,,,6,},,,"-#->-----R.S.X.^.h.t.u.{.}...........................////////////
0=0>0D0F0H0T000000000000011$1&1(1=1>1G1J1L1[1\1e1h1j1u1v11111111112232:2<2>2K22222222222233343<3>3@3U3{3|33333334444445
0=0>0D0F0H0T000000000000011$1&1(1=1>1G1J1L1[1\1e1h1j1u1v11111111112232:2<2>2K22222222222233343<3>3@3U3{3|33333334444445
5555 5"56     666666666182898;8=8o9p9w9y9{9a:b:h:j:l:;;;;;; =!=(=*=,=.>/>5>7>9>>>>>>?????:@;@@@B@F@@@@@@AAAxCyC~CCCCCCCCCCCCCCCCCCCCDDDD#D(D+D.DUDVD\DaDdDgDDDDDDDDDDDDDEE E%E(E+EMENEXE]E_EbEEEEEEEEEEEEEEEEEEE     F
5555 5"56     666666666182898;8=8o9p9w9y9{9a:b:h:j:l:;;;;;; =!=(=*=,=.>/>5>7>9>>>>>>?????:@;@@@B@F@@@@@@AAAxCyC~CCCCCCCCCCCCCCCCCCCCDDDD#D(D+D.DUDVD\DaDdDgDDDDDDDDDDDDDEE E%E(E+EMENEXE]E_EbEEEEEEEEEEEEEEEEEEE     F
FFFF F5FvFwFFFFFFFFFFFFFG
GGGG"G6G7GAGFGIGLGdGGGGGGGG'H(H6H;H>HAHPHQH_HdHgHjHyHzHHHHHHHHHHHHHHIBIoIpIsIvIIIJJJJ'JsJJJJJJJ)K*K-K0KOKKKKKKKK     L
FFFF F5FvFwFFFFFFFFFFFFFG
GGGG"G6G7GAGFGIGLGdGGGGGGGG'H(H6H;H>HAHPHQH_HdHgHjHyHzHHHHHHHHHHHHHHIBIoIpIsIvIIIJJJJ'JsJJJJJJJ)K*K-K0KOKKKKKKKK     L
L
LL$L;LRLSLULXLxLLLLLLMMMMMMMMMMMMMN]NNNNNNNOOOO7OOOOOOO.P}P~PPPPPPPPPPQ(Q)Q+Q.QDQ]QuQvQQQQQQQQ
L
LL$L;LRLSLULXLxLLLLLLMMMMMMMMMMMMMN]NNNNNNNOOOO7OOOOOOO.P}P~PPPPPPPPPPQ(Q)Q+Q.QDQ]QuQvQQQQQQQQ
RRRRRRR R=RRRRRRSSSS)SSSSSSTT T#T7TTTTTTUUUU/UUUUUUU
RRRRRRR R=RRRRRRSSSS)SSSSSSTT T#T7TTTTTTUUUU/UUUUUUU
VVV#V$V)V*V3V4V6V9V\VmVVVVVVVVVVVVW,W-W/W2WMW^W|W}WWWWWWWWWWWXX X#X@XQXoXpXXXXXXXYYYYY!Y"Y&Y)YNYZZZZZ[[H[N[U[a[b[g[h[q[r[v[y[[\\\\]]]T]Z]a]m]n]s]t]}]~]]]]^^M^Z^l^m^^^^^^^^^_```
VVV#V$V)V*V3V4V6V9V\VmVVVVVVVVVVVVW,W-W/W2WMW^W|W}WWWWWWWWWWWXX X#X@XQXoXpXXXXXXXYYYYY!Y"Y&Y)YNYZZZZZ[[H[N[U[a[b[g[h[q[r[v[y[[\\\\]]]T]Z]a]m]n]s]t]}]~]]]]^^M^Z^l^m^^^^^^^^^_```
`'`vawaaaaa
`'`vawaaaaa
bbb#b$b*b+b4b5b;b>bUbcccccccccdd+e8eMeNeve|eeeeeeeeeeef fUfbfxfyfffffffffffffgLgMgOgRgpgggggghohhhhiii@iFiMiYiZi`iaijikiniqiiiiiiiiiiiiiii
jjjjjjjkk%k1k2k7k8kAkBkDkGkfkgkiklkkkkkkkkkkk l&l-l9l:l@lAlJlKlPlSllllllllllllmmm@mFmMmYmZm`mamjmkmpmsmmmmmnn*n0n7nCnDnJnKnTnUnZn]nnnnnnnooo%o&o+o,o5o6o8o:oKozooooooop9p:ppHp\pqpppqq.q/qWq]qdqpqqqwqzqqqqqqqqq5r6r:r=rurvrrrrrssDsJsQs]s^sdsesnsostswsssssss%t2tHtIttttttttttttu!u3u4uQuWu^ujukupusuuuuuuuuuv8vv	w9w}wwxz||||}}~~~~҂]^|<=ORUX[^adgjmpsvy|DŽʄԄׄڄ݄	!$%+,/258;>@BDFHJLNPRSYZÅȈɈ̈ψو05jknq56:=Qċˌ34klry<
bbb#b$b*b+b4b5b;b>bUbcccccccccdd+e8eMeNeve|eeeeeeeeeeef fUfbfxfyfffffffffffffgLgMgOgRgpgggggghohhhhiii@iFiMiYiZi`iaijikiniqiiiiiiiiiiiiiii
jjjjjjjkk%k1k2k7k8kAkBkDkGkfkgkiklkkkkkkkkkkk l&l-l9l:l@lAlJlKlPlSllllllllllllmmm@mFmMmYmZm`mamjmkmpmsmmmmmnn*n0n7nCnDnJnKnTnUnZn]nnnnnnnooo%o&o+o,o5o6o8o:oKozooooooop9p:ppHp\pqpppqq.q/qWq]qdqpqqqwqzqqqqqqqqq5r6r:r=rurvrrrrrssDsJsQs]s^sdsesnsostswsssssss%t2tHtIttttttttttttu!u3u4uQuWu^ujukupusuuuuuuuuuv8vv	w9w}wwxz||||}}~~~~҂]^|<=ORUX[^adgjmpsvy|DŽʄԄׄڄ݄	!$%+,/258;>@BDFHJLNPRSYZÅȈɈ̈ψو05jknq56:=Qċˌ34klry<

"%(+.1478<=@CFILOQSUWY[]_acdfjmvx{~ÑƑɑ̑ϑґӑّڑݑ@AGNZ[adM     

"%(+.1478<=@CFILOQSUWY[]_acdfjmvx{~ÑƑɑ̑ϑґӑّڑݑ@AGNZ[adM     

l%&+,679<Eabdg{ޘߘBCEH[128?KLQTlBb7~3Ӡzˣ̣Uɦئ֧?Ѭ70ݮޮүH	RºúԺklϽӽ׽۽׾Uݿ>vWXs9~45IdHrs1[8LMs*NqFG[LewxPQc0#D]s&23O  

l%&+,679<Eabdg{ޘߘBCEH[128?KLQTlBb7~3Ӡzˣ̣Uɦئ֧?Ѭ70ݮޮүH	RºúԺklϽӽ׽۽׾Uݿ>vWXs9~45IdHrs1[8LMs*NqFG[LewxPQc0#D]s&23O  
;<
;<
/K]^mno0000000000000x0x00>0>0>x0x00_`0_0_0_0_0_0_0_0_0_&0_0_0_0_H0!0h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000h00000000000000000000000000000000000000000000000000000000000000000000h04040404040404040404040404040404040404040404040404040400h040(40(40(40(0(0(`0( 000*      -0*        -0*        -0*0* 0000      -0        -0        -00(00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000(00000000000000000000000000000000000000000000000000000000000000000000000(00 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&00000000000000000000000000000000000000000000000000 0000      -0        -0        -0        -0        -000000000(000(00000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000(00        -0        -0        -000    -0        -0-0-0(00        -0        -00000        -0        -0        -0        -0        -0        -0000  -0        -0        -0        -0        -000000      -0        -0        -0        -0        -00(0000600000(00000(00000(00    -0        -000(000000        -0        -0        -0        -00000        -0        -0        -00      -0        -0        -0        -00(000800    -0        -0        -0        -0        -0        -0        -000800        -0        -0        -0        -0        -0        -0        -0        -00080000(00        -0        -0        -0000(000(00 000  -0        -0        -0        -0        -0600000000000000    -0        -0        -0        -0        -00(000(000(000(000(000000  -0        -0        -0        -00(00  -0        -0        -00(000(000(000000000000000000000000000000000000000000000000000000000000000RROOORe
J7CFY?Q3+ !"#g$D%)& ''()*+,-1arʅѸ<Yk~*` sf             7
/K]^mno0000000000000x0x00>0>0>x0x00_`0_0_0_0_0_0_0_0_0_&0_0_0_0_H0!0h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000h00000000000000000000000000000000000000000000000000000000000000000000h04040404040404040404040404040404040404040404040404040400h040(40(40(40(0(0(`0( 000*      -0*        -0*        -0*0* 0000      -0        -0        -00(00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000(00000000000000000000000000000000000000000000000000000000000000000000000(00 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&00000000000000000000000000000000000000000000000000 0000      -0        -0        -0        -0        -000000000(000(00000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000(00        -0        -0        -000    -0        -0-0-0(00        -0        -00000        -0        -0        -0        -0        -0        -0000  -0        -0        -0        -0        -000000      -0        -0        -0        -0        -00(0000600000(00000(00000(00    -0        -000(000000        -0        -0        -0        -00000        -0        -0        -00      -0        -0        -0        -00(000800    -0        -0        -0        -0        -0        -0        -000800        -0        -0        -0        -0        -0        -0        -0        -00080000(00        -0        -0        -0000(000(00 000  -0        -0        -0        -0        -0600000000000000    -0        -0        -0        -0        -00(000(000(000(000(000000  -0        -0        -0        -00(00  -0        -0        -00(000(000(000000000000000000000000000000000000000000000000000000000000000RROOORe
J7CFY?Q3+ !"#g$D%)& ''()*+,-1arʅѸ<Yk~*` sf             7
b
b
F'.01t222223D445=5[552666{778"9:o=j> A7BCFDEGGGGH.HdHHHIMIbIIII
F'.01t222223D445=5[552666{778"9:o=j> A7BCFDEGGGGH.HdHHHIMIbIIII
JvJJJ
K6KLKK(LPLjLLLMNO$PPQRSTDUUVW XYZ3ZZM[[o\]!]_q_a}ambde4fg|iijjjpklYmjmmn1oAoo-pJppMqjqqCrTrr%s5sstpuu:vwnwwxxjyyyz}{<@6=ٕZ+bKB?RUv5dHL*LcsO 
JvJJJ
K6KLKK(LPLjLLLMNO$PPQRSTDUUVW XYZ3ZZM[[o\]!]_q_a}ambde4fg|iijjjpklYmjmmn1oAoo-pJppMqjqqCrTrr%s5sstpuu:vwnwwxxjyyyz}{<@6=ٕZ+bKB?RUv5dHL*LcsO 

 !"#$%&'()*+,-./0123456789:;=>?@ABCDEFGHIJKLMNOPQRSTUVWXZ[\]^_`abcdefghijlmnopqrstuvwxyz{|}_!"AD_abd79:<[w    ,     G     I     J     L     k                                                            

 !"#$%&'()*+,-./0123456789:;=>?@ABCDEFGHIJKLMNOPQRSTUVWXZ[\]^_`abcdefghijlmnopqrstuvwxyz{|}_!"AD_abd79:<[w    ,     G     I     J     L     k                                                            


'
'
)
)
*
*
,
,
K
K
f
f
8SVWYx%@CDFe
"
%
&
(
G







  
8SVWYx%@CDFe
"
%
&
(
G







  
+Zuxy{%@CDFe
2Vqtuw%@CDFe
+Zuxy{%@CDFe
2Vqtuw%@CDFe

,Jehik6QTUWv4Nilmo:Ojmnp!$%'Ff/235Tf8;<>]~%Fadeg+FIJLk-HKLNm  *Nilmo3Nilmo&)*,Ka|"A\^_a    4 M h j k m        ! !#!$!&!E!]!x!{!|!~!!!!!!!!"*"-"."0"O"m"""""""""""

,Jehik6QTUWv4Nilmo:Ojmnp!$%'Ff/235Tf8;<>]~%Fadeg+FIJLk-HKLNm  *Nilmo3Nilmo&)*,Ka|"A\^_a    4 M h j k m        ! !#!$!&!E!]!x!{!|!~!!!!!!!!"*"-"."0"O"m"""""""""""
#(#C#F#G#I#h#########$$$#$B$]$`$a$c$$$$$$$$%%%%!%@%_%z%}%~%%%%%%%%%&6&9&:&<&[&y&&&&&&&&&&&'-'H'K'L'N'm''''''''((	((*(J(e(h(i(k(((((((((()2)M)P)Q)S)r)))))))** *!*#*B*c*~****333@@@HHH|QQQUUUvXXXZZZ\\\#^9^;^}aaadee&f
#(#C#F#G#I#h#########$$$#$B$]$`$a$c$$$$$$$$%%%%!%@%_%z%}%~%%%%%%%%%&6&9&:&<&[&y&&&&&&&&&&&'-'H'K'L'N'm''''''''((	((*(J(e(h(i(k(((((((((()2)M)P)Q)S)r)))))))** *!*#*B*c*~****333@@@HHH|QQQUUUvXXXZZZ\\\#^9^;^}aaadee&f
|
|


SLA        . `R`TR`Tp(        H0
SLA        . `R`TR`Tp(        H0
Tn Zc(!
Tn Zc(!
C"T
C"T


#Zc
7
T
#Zc
7
T




#
c7
T
#
c7
T


#
c7
T
#
c7
T


#c&7
T
#c&7
T


#&c7
T
#&c7
T


#W$c(7
T
#W$c(7
T


#cW$7
Z
#cW$7
Z


3   =7
Z
3   =7
Z


3  07
     Z
3  07
     Z


3
3
$7

$7

Z
Z


37
Z
37
Z


357
Z
357
Z


3
 "7

Z
3
 "7

Z


3%+'7
Br
3%+'7
Br


8'7Z
8'7Z


33* !7
z
33* !7
z


c$A?S"B
c$A?S"B
S       ?JD(u*-)6*R_Toc6650097_Toc17116786Introduction_Toc17116787_Toc6650099_Toc17116788_Toc17116789_Toc3970670_Toc17116790_Toc3970671_Toc17116791_Toc17116880_Toc3970674_Toc17116792_Toc17116881_Toc3970675_Toc17116793_Ref4387033_Toc6650107_Toc17116794Clocks_Toc17116795_Toc17116882_Toc3970677_Toc17116796_Toc17116883
_Ref532014664
_Ref532014672
_Ref532014686_Toc3970678_Toc17116797_Toc17116884_Toc3970679_Toc17116798_Toc17116885_Toc3970680_Toc17116799_Toc17116886_Toc3970681_Toc17116800_Toc17116887_Toc3970682_Toc17116801_Toc17116888_Ref1714173_Toc3970683_Toc17116802_Toc17116889_Ref1709211_Ref1709258_Ref1709320_Toc3970684_Toc17116803_Toc17116890
_Ref532008757
_Ref532008795
_Ref532008805_Toc3970685_Toc17116804_Toc17116891_Toc3970686_Toc17116805_Toc17116892_Toc3970687_Toc17116806_Toc17116893_Toc3970688_Toc17116807_Toc17116894_Toc3970689_Toc17116808_Toc17116895_Toc3970690_Toc17116809_Toc17116896_Toc3970691_Toc17116810_Toc17116897_Toc3970692_Toc17116811_Toc17116898_Toc3970693_Toc17116812_Toc17116899_Toc3970694_Toc17116813_Toc17116900_Toc3970695_Toc17116814_Toc17116901_Toc3970696_Toc17116815_Toc17116902_Toc6650129_Toc17116816_Toc17116817_Toc3970698_Toc17116818_Toc3970699_Toc17116819_Hlt4387044
_Ref516449426_Ref1717891_Toc3970701_Toc17116820_Toc3970702_Toc17116907_Hlt4389397_Toc17116903_Toc17116904_Toc3970703_Toc17116908_Toc17116905_Toc17116906_Toc3970704_Toc17116821_Toc3970707_Toc17116822_Toc3970711_Toc17116823_Toc3970712_Toc17116824_Toc3970713_Toc17116825_Toc3970714_Toc17116826
_Ref509079601_Ref4736169_Toc17116909_Toc3970715_Toc17116827_Toc3970716_Toc17116828_Toc3970717_Toc17116829_Toc3970718_Toc17116830_Toc3970719_Toc17116831_Toc3970720_Toc17116832_Toc3970721_Toc3970722_Toc3970723_Toc3970724_Toc17116833_Toc3970725_Toc17116834_Toc3970726_Toc17116835_Toc6650151_Toc17116836_Toc17116837_Toc17116910_Toc3970728_Toc17116838_Toc3970729_Toc17116839_Toc3970730_Toc17116840_Toc3970731_Toc17116841_Toc3970732_Toc17116842_Toc3970733_Toc17116843_Toc3970734_Toc17116844_Toc3970735_Toc17116845_Toc3970736_Toc17116846_Toc3970737_Toc17116847_Toc3970738_Toc17116848_Toc3970739_Toc17116849_Toc3970740_Toc17116850_Toc3970741_Toc17116851
_Hlt519413616
_Toc513532494
_Toc514386859****,,,,,#-#-344@@@AAAAAzHHHvQQQQQQUUUpXXXZ[[\]]^m^m^m^waaaaaadNeNeNeNeNe fyfyfhiijjjkkklmmmnnnnnp/q/qvrsssttt4u4uuuuu||}}~~~~~^Z4ˣ̣úúllX5sMMGGxxQQ33<
S       ?JD(u*-)6*R_Toc6650097_Toc17116786Introduction_Toc17116787_Toc6650099_Toc17116788_Toc17116789_Toc3970670_Toc17116790_Toc3970671_Toc17116791_Toc17116880_Toc3970674_Toc17116792_Toc17116881_Toc3970675_Toc17116793_Ref4387033_Toc6650107_Toc17116794Clocks_Toc17116795_Toc17116882_Toc3970677_Toc17116796_Toc17116883
_Ref532014664
_Ref532014672
_Ref532014686_Toc3970678_Toc17116797_Toc17116884_Toc3970679_Toc17116798_Toc17116885_Toc3970680_Toc17116799_Toc17116886_Toc3970681_Toc17116800_Toc17116887_Toc3970682_Toc17116801_Toc17116888_Ref1714173_Toc3970683_Toc17116802_Toc17116889_Ref1709211_Ref1709258_Ref1709320_Toc3970684_Toc17116803_Toc17116890
_Ref532008757
_Ref532008795
_Ref532008805_Toc3970685_Toc17116804_Toc17116891_Toc3970686_Toc17116805_Toc17116892_Toc3970687_Toc17116806_Toc17116893_Toc3970688_Toc17116807_Toc17116894_Toc3970689_Toc17116808_Toc17116895_Toc3970690_Toc17116809_Toc17116896_Toc3970691_Toc17116810_Toc17116897_Toc3970692_Toc17116811_Toc17116898_Toc3970693_Toc17116812_Toc17116899_Toc3970694_Toc17116813_Toc17116900_Toc3970695_Toc17116814_Toc17116901_Toc3970696_Toc17116815_Toc17116902_Toc6650129_Toc17116816_Toc17116817_Toc3970698_Toc17116818_Toc3970699_Toc17116819_Hlt4387044
_Ref516449426_Ref1717891_Toc3970701_Toc17116820_Toc3970702_Toc17116907_Hlt4389397_Toc17116903_Toc17116904_Toc3970703_Toc17116908_Toc17116905_Toc17116906_Toc3970704_Toc17116821_Toc3970707_Toc17116822_Toc3970711_Toc17116823_Toc3970712_Toc17116824_Toc3970713_Toc17116825_Toc3970714_Toc17116826
_Ref509079601_Ref4736169_Toc17116909_Toc3970715_Toc17116827_Toc3970716_Toc17116828_Toc3970717_Toc17116829_Toc3970718_Toc17116830_Toc3970719_Toc17116831_Toc3970720_Toc17116832_Toc3970721_Toc3970722_Toc3970723_Toc3970724_Toc17116833_Toc3970725_Toc17116834_Toc3970726_Toc17116835_Toc6650151_Toc17116836_Toc17116837_Toc17116910_Toc3970728_Toc17116838_Toc3970729_Toc17116839_Toc3970730_Toc17116840_Toc3970731_Toc17116841_Toc3970732_Toc17116842_Toc3970733_Toc17116843_Toc3970734_Toc17116844_Toc3970735_Toc17116845_Toc3970736_Toc17116846_Toc3970737_Toc17116847_Toc3970738_Toc17116848_Toc3970739_Toc17116849_Toc3970740_Toc17116850_Toc3970741_Toc17116851
_Hlt519413616
_Toc513532494
_Toc514386859****,,,,,#-#-344@@@AAAAAzHHHvQQQQQQUUUpXXXZ[[\]]^m^m^m^waaaaaadNeNeNeNeNe fyfyfhiijjjkkklmmmnnnnnp/q/qvrsssttt4u4uuuuu||}}~~~~~^Z4ˣ̣úúllX5sMMGGxxQQ33<

\ !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[]^_`abcd@efghijk@lmnopqrstuvwxyz{|}~****,,,5,5,=-=-444@@@AAAAHHHQQQQQQU      V     VXXXZG[G[\S]S]L^^^^a     b     b     b     b     b*eueueueueueTfffh>i>ijkkklll?m?mm)n)nnoo

\ !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[]^_`abcd@efghijk@lmnopqrstuvwxyz{|}~****,,,5,5,=-=-444@@@AAAAHHHQQQQQQU      V     VXXXZG[G[\S]S]L^^^^a     b     b     b     b     b*eueueueueueTfffh>i>ijkkklll?m?mm)n)nnoo
qVqVqrCsCs$tttuPuPuuuuuu||~~~~~~~{j;?0ҠҠߣߣ55ܮܮӺӺrH&0hrZZbb//NN<Ps 07((0055X5^5555556	6
6666666667777882888j8p888p9v999B:F:M:R:X:^:b:g:::$;*;,;1;;;;;;;V<\<c<h<!='=====>   >!>+>/>4>>>>>>>=?A???NEbEEEEELM1M8M_MmMMM]^^^cflfnfxfiiiii@i?B}HK=cdmÜƜio4>ѱ۱õŵ͵ϵٵ۵¸ɸ4>$((2MV\dx(Z 
qVqVqrCsCs$tttuPuPuuuuuu||~~~~~~~{j;?0ҠҠߣߣ55ܮܮӺӺrH&0hrZZbb//NN<Ps 07((0055X5^5555556	6
6666666667777882888j8p888p9v999B:F:M:R:X:^:b:g:::$;*;,;1;;;;;;;V<\<c<h<!='=====>   >!>+>/>4>>>>>>>=?A???NEbEEEEELM1M8M_MmMMM]^^^cflfnfxfiiiii@i?B}HK=cdmÜƜio4>ѱ۱õŵ͵ϵٵ۵¸ɸ4>$((2MV\dx(Z 
]^moPST\]_`r #$,-/     
]^moPST\]_`r #$,-/     
$%6((000055 6677B:G:::NEWEXE\E]EaEEEEEEEEEEEEEEEEEEEcfwfiii?illxx҂ނʄτ=?@BCEFHIKLNOcdijl'8A{w|_d9>5:#(mr     
$%6((000055 6677B:G:::NEWEXE\E]EaEEEEEEEEEEEEEEEEEEEcfwfiii?illxx҂ނʄτ=?@BCEFHIKLNOcdijl'8A{w|_d9>5:#(mr     
./JK\^lo::::::::::::::::::::::::::::::::(((     
./JK\^lo::::::::::::::::::::::::::::::::(((     
$K\^oigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigormbC:\Documents and Settings\igorm\Application Data\Microsoft\Word\AutoRecovery save of eth_speci.asdigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docY| ,^}>_]~΀\Q|0>qhV(U4
$K\^oigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigormbC:\Documents and Settings\igorm\Application Data\Microsoft\Word\AutoRecovery save of eth_speci.asdigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docigorm)C:\cvsroot\ethernet\doc\src\eth_speci.docY| ,^}>_]~΀\Q|0>qhV(U4
T.*t/-C>riOJef3zB"_7w<z
T.*t/-C>riOJef3zB"_7w<z
,]P\%,r31Z3(6,Vb         ~"N     !p6
,]P\%,r31Z3(6,Vb         ~"N     !p6
rBJb_Q
Ve/
x98dsV)"
rBJb_Q
Ve/
x98dsV)"
:xUfF1p BR#Zj,n$ƺ,% HF&*4U3K)V{+)J|eOw/)^A3X7,l5\CkE8*4U
:xUfF1p BR#Zj,n$ƺ,% HF&*4U3K)V{+)J|eOw/)^A3X7,l5\CkE8*4U
;Ðt>,>>>V?P$3?@TJP@f.EUR@Fs4FRjH2.4qYJ}L9wM:?gLOoTc&EP|mXx}RzZ$TH|g!UITV&#L9x\Z8:_N2``"Hak2b}neVdF~Wod&SNQ5pe}Dgj8hNjoia%k8^ l:J<y	6mf&!G?n\2#/oƺ0&o~҈9?q%jst~CCv eGxƖ?Vy!-y;z
;Ðt>,>>>V?P$3?@TJP@f.EUR@Fs4FRjH2.4qYJ}L9wM:?gLOoTc&EP|mXx}RzZ$TH|g!UITV&#L9x\Z8:_N2``"Hak2b}neVdF~Wod&SNQ5pe}Dgj8hNjoia%k8^ l:J<y	6mf&!G?n\2#/oƺ0&o~҈9?q%jst~CCv eGxƖ?Vy!-y;z
U2@z-9^z  E{     B%}>9~&zh3^`.^`.88^8`.^`.^`OJQJo(^`OJQJo(88^8`OJQJo(8^`CJOJQJo(hh^h`.hhh^h`CJOJQJo(*h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(^`CJOJQJo(^`CJOJQJo(opp^p`CJOJQJo(@@^@`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(PP^P`CJOJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(^`CJOJQJo(^`CJOJQJo(opp^p`CJOJQJo(@@^@`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(PP^P`CJOJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h||^|`OJQJo(hLL^L`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(^`OJPJQJ^Jo(-^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hhh^h`OJQJo(h88^8`OJQJo(oh^`OJQJo(h             ^    `OJQJo(h^`OJQJo(ohxx^x`OJQJo(hHH^H`OJQJo(h^`OJQJo(oh^`OJQJo( ^` 56CJ`OJQJo(Appendix Ah^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hhh^h`OJQJo(h88^8`OJQJo(oh^`OJQJo(h             ^    `OJQJo(h^`OJQJo(ohxx^x`OJQJo(hHH^H`OJQJo(h^`OJQJo(oh^`OJQJo(
0^`0o(^`.  L      ^    `L.^`.xx^x`.HLH^H`L.^`.^`.L^`L.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(^`CJOJQJo(^`CJOJQJo(opp^p`CJOJQJo(@@^@`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(PP^P`CJOJQJo(h^`OJQJo(oh^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hhh^h`OJQJo(h88^8`OJQJo(oh^`OJQJo(h       ^    `OJQJo(h^`OJQJo(ohxx^x`OJQJo(hHH^H`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(oh^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`.P^`P..^`...x ^`x....   ^`
U2@z-9^z  E{     B%}>9~&zh3^`.^`.88^8`.^`.^`OJQJo(^`OJQJo(88^8`OJQJo(8^`CJOJQJo(hh^h`.hhh^h`CJOJQJo(*h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(^`CJOJQJo(^`CJOJQJo(opp^p`CJOJQJo(@@^@`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(PP^P`CJOJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(^`CJOJQJo(^`CJOJQJo(opp^p`CJOJQJo(@@^@`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(PP^P`CJOJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h||^|`OJQJo(hLL^L`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(^`OJPJQJ^Jo(-^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hhh^h`OJQJo(h88^8`OJQJo(oh^`OJQJo(h             ^    `OJQJo(h^`OJQJo(ohxx^x`OJQJo(hHH^H`OJQJo(h^`OJQJo(oh^`OJQJo( ^` 56CJ`OJQJo(Appendix Ah^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hhh^h`OJQJo(h88^8`OJQJo(oh^`OJQJo(h             ^    `OJQJo(h^`OJQJo(ohxx^x`OJQJo(hHH^H`OJQJo(h^`OJQJo(oh^`OJQJo(
0^`0o(^`.  L      ^    `L.^`.xx^x`.HLH^H`L.^`.^`.L^`L.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(^`CJOJQJo(^`CJOJQJo(opp^p`CJOJQJo(@@^@`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(^`CJOJQJo(PP^P`CJOJQJo(h^`OJQJo(oh^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hhh^h`OJQJo(h88^8`OJQJo(oh^`OJQJo(h       ^    `OJQJo(h^`OJQJo(ohxx^x`OJQJo(hHH^H`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(oh^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`.P^`P..^`...x ^`x....   ^`
..... 
..... 
X^
X^
`X......        
^`.......       
8^`8........   
`^``.........h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(0^`0o(^`.     L      ^    `L.^`.xx^x`.HLH^H`L.^`.^`.L^`L.h^`.h^`.hpLp^p`L.h@@^@`.h^`.hL^`L.h^`.h^`.hPLP^P`L.h^`.h^`.hpLp^p`L.h@@^@`.h^`.hL^`L.h^`.h^`.hPLP^P`L.h^`56CJ`OJQJo(Indexh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo( ^` 56CJ`OJQJo(Appendix Bh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`56CJ`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(0^`0o(^`.        L      ^    `L.^`.xx^x`.HLH^H`L.^`.^`.L^`L.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h||^|`OJQJo(hLL^L`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(     
`X......        
^`.......       
8^`8........   
`^``.........h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(@^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(0^`0o(^`.     L      ^    `L.^`.xx^x`.HLH^H`L.^`.^`.L^`L.h^`.h^`.hpLp^p`L.h@@^@`.h^`.hL^`L.h^`.h^`.hPLP^P`L.h^`.h^`.hpLp^p`L.h@@^@`.h^`.hL^`L.h^`.h^`.hPLP^P`L.h^`56CJ`OJQJo(Indexh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo( ^` 56CJ`OJQJo(Appendix Bh^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`56CJ`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(0^`0o(^`.        L      ^    `L.^`.xx^x`.HLH^H`L.^`.^`.L^`L.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(hh^h`.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h||^|`OJQJo(hLL^L`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(     

& !"#$%'()*+,^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(0^`0o(^`.      L      ^    `L.^`.xx^x`.HLH^H`L.^`.^`.L^`L.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h88^8`OJQJo(h^`OJQJo(oh            ^    `OJQJo(h^`OJQJo(hxx^x`OJQJo(ohHH^H`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(hh^h`OJQJo(hh^h`.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(b>,l5c&EP9^zE{:_e/
wM~}|wMe/
gj8hTV:_4qYJV?i%kRjHR@Fl     l?@"_P@,n$#/o0&o{+)eGx9t>2`1p  lp6

& !"#$%'()*+,^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(0^`0o(^`.      L      ^    `L.^`.xx^x`.HLH^H`L.^`.^`.L^`L.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(^`OJQJo(opp^p`OJQJo(@@^@`OJQJo(^`OJQJo(o^`OJQJo(^`OJQJo(^`OJQJo(oPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h88^8`OJQJo(h^`OJQJo(oh            ^    `OJQJo(h^`OJQJo(hxx^x`OJQJo(ohHH^H`OJQJo(h^`OJQJo(h^`OJQJo(oh^`OJQJo(hh^h`OJQJo(hh^h`.h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(h^`OJQJo(h^`OJQJo(ohpp^p`OJQJo(h@@^@`OJQJo(h^`OJQJo(oh^`OJQJo(h^`OJQJo(h^`OJQJo(ohPP^P`OJQJo(b>,l5c&EP9^zE{:_e/
wM~}|wMe/
gj8hTV:_4qYJV?i%kRjHR@Fl     l?@"_P@,n$#/o0&o{+)eGx9t>2`1p  lp6
B%}jsy   6mQ5peCCv"N       Vy,%f3b _Q
3K)7wZ$Txg!U.Es
B%}jsy   6mQ5peCCv"N       Vy,%f3b _Q
3K)7wZ$Txg!U.Es
;!G?nz#-y;z9x\^A31,] lU2@z%,iOt l9~eVdf}RodOw/F&kE8Ha3(6zhs4F2b)"9?q?gLOHl @^`OJQJo(l!^`OJQJo(ol"pp^p`OJQJo(`l#@@^@`OJQJo(l$^`OJQJo(o l%^`OJQJo(l&^`OJQJo(l'^`OJQJo(o@l(PP^P`OJQJo(l @^`OJQJo( l @^`56>*CJOJQJo( l @@^`OJQJo(YY                                         *^2NpVX!fF46@BC>r                                    D|1:H2*`)@̖                                                                                                                                                                              $$$$$$$$$                                                                                                                                                                                                                                                                                                                                                        .$$$$$$$$                                                                                                                                                                              C>r                                          nRdXh\&b4fҸ/$6I$$$$$$$$$                                                                                          $$$$$$$$$                                             $$$$$$$$$                                                                                                                                                                          C>r                                                                                                                                <$$$$$$$$                                                                                        $$$$$$$$$                                                                                                                                                                                                                 $$$$$$$$$h$$$$$$$$                                               $$$$$$$$$                                                                                                                                                                                                                                                                                                                                                        Zx$$$$$$$$                                                                                                                                                                                                                                                                                                                                                              $$$$$$$$$_
;!G?nz#-y;z9x\^A31,] lU2@z%,iOt l9~eVdf}RodOw/F&kE8Ha3(6zhs4F2b)"9?q?gLOHl @^`OJQJo(l!^`OJQJo(ol"pp^p`OJQJo(`l#@@^@`OJQJo(l$^`OJQJo(o l%^`OJQJo(l&^`OJQJo(l'^`OJQJo(o@l(PP^P`OJQJo(l @^`OJQJo( l @^`56>*CJOJQJo( l @@^`OJQJo(YY                                         *^2NpVX!fF46@BC>r                                    D|1:H2*`)@̖                                                                                                                                                                              $$$$$$$$$                                                                                                                                                                                                                                                                                                                                                        .$$$$$$$$                                                                                                                                                                              C>r                                          nRdXh\&b4fҸ/$6I$$$$$$$$$                                                                                          $$$$$$$$$                                             $$$$$$$$$                                                                                                                                                                          C>r                                                                                                                                <$$$$$$$$                                                                                        $$$$$$$$$                                                                                                                                                                                                                 $$$$$$$$$h$$$$$$$$                                               $$$$$$$$$                                                                                                                                                                                                                                                                                                                                                        Zx$$$$$$$$                                                                                                                                                                                                                                                                                                                                                              $$$$$$$$$_
*+/8C!$OPT]`stx $-0 $-0nos|efktw
*+/8C!$OPT]`stx $-0 $-0nos|efktw
%78=FI\]bknR.S.X.^.h.t.u.{.}...........................//////////=0>0D0F0H0000000000011$1&1(1=1>1G1J1L1[1\1e1h1j1u1v1111111112232:2<2>222222222223343<3>3@3{3|33333344445
%78=FI\]bknR.S.X.^.h.t.u.{.}...........................//////////=0>0D0F0H0000000000011$1&1(1=1>1G1J1L1[1\1e1h1j1u1v1111111112232:2<2>222222222223343<3>3@3{3|33333344445
5555 5"56     666666666182898;8=8o9p9w9y9{9a:b:h:j:l:;;;;; =!=(=*=,=.>/>5>7>9>>>>>>?????:@;@@@B@F@@@xCyC~CCCCCCCCCCCCCCCCCCCCDDDD#D(D+D.DUDVD\DaDdDgDDDDDDDDDDDDDEE E%E(E+EMENEXE]E_EbEEEEEEEEEEEEEEEEEEE F
5555 5"56     666666666182898;8=8o9p9w9y9{9a:b:h:j:l:;;;;; =!=(=*=,=.>/>5>7>9>>>>>>?????:@;@@@B@F@@@xCyC~CCCCCCCCCCCCCCCCCCCCDDDD#D(D+D.DUDVD\DaDdDgDDDDDDDDDDDDDEE E%E(E+EMENEXE]E_EbEEEEEEEEEEEEEEEEEEE F
FFFF FvFwFFFFFFFFFFFG
GGGG"G6G7GAGFGIGLGGGGGGG'H(H6H;H>HAHPHQH_HdHgHjHyHzHHHHHHHHHHHHHHoIpIsIvIJJJJJJJJ)K*K-K0KKKKK L
FFFF FvFwFFFFFFFFFFFG
GGGG"G6G7GAGFGIGLGGGGGGG'H(H6H;H>HAHPHQH_HdHgHjHyHzHHHHHHHHHHHHHHoIpIsIvIJJJJJJJJ)K*K-K0KKKKK L
L
LLRLSLULXLLLLLMMMMMMMMNNNNOOOOOOOO}P~PPPPPPP(Q)Q+Q.QuQvQQQQQ
L
LLRLSLULXLLLLLMMMMMMMMNNNNOOOOOOOO}P~PPPPPPP(Q)Q+Q.QuQvQQQQQ
RRRRRRR RRRRRSSSSSSSSTT T#TTTTTUUUUUUU
RRRRRRR RRRRRSSSSSSSSTT T#TTTTTUUUUUUU
VVV#V$V)V*V3V4V6V9VVVVVVVVV,W-W/W2W|W}WWWWWWWXX X#XoXpXXXXYYYYY!Y"Y&Y)YZZ[H[N[U[a[b[g[h[q[r[v[y[\\]T]Z]a]m]n]s]t]}]~]]]^^m^^^^^^^^```
VVV#V$V)V*V3V4V6V9VVVVVVVVV,W-W/W2W|W}WWWWWWWXX X#XoXpXXXXYYYYY!Y"Y&Y)YZZ[H[N[U[a[b[g[h[q[r[v[y[\\]T]Z]a]m]n]s]t]}]~]]]^^m^^^^^^^^```
`vawaa
`vawaa
bbb#b$b*b+b4b5b;b>bccccccccddNeve|eeeeeeeeeef fyffffffffffffLgMgOgRggggghhi@iFiMiYiZi`iaijikiniqiiiiiiiiiiiiijjjkk%k1k2k7k8kAkBkDkGkfkgkiklkkkkkkkk l&l-l9l:l@lAlJlKlPlSlllllllllllm@mFmMmYmZm`mamjmkmpmsmmmn*n0n7nCnDnJnKnTnUnZn]nnnnooo%o&o+o,o5o6o8o:ooooo9p:pppp/qWq]qdqpqqqwqzqqqqqqqqq5r6r:r=rurvrsDsJsQs]s^sdsesnsostswssssssstttttttttt4uQuWu^ujukupusuuu=ORUX[^adgjmpsvy|DŽʄԄׄڄ݄	!$%+,/258;>@BDFHJLNPRSYZȈɈ̈ψjknq56:=34klry
bbb#b$b*b+b4b5b;b>bccccccccddNeve|eeeeeeeeeef fyffffffffffffLgMgOgRggggghhi@iFiMiYiZi`iaijikiniqiiiiiiiiiiiiijjjkk%k1k2k7k8kAkBkDkGkfkgkiklkkkkkkkk l&l-l9l:l@lAlJlKlPlSlllllllllllm@mFmMmYmZm`mamjmkmpmsmmmn*n0n7nCnDnJnKnTnUnZn]nnnnooo%o&o+o,o5o6o8o:ooooo9p:pppp/qWq]qdqpqqqwqzqqqqqqqqq5r6r:r=rurvrsDsJsQs]s^sdsesnsostswssssssstttttttttt4uQuWu^ujukupusuuu=ORUX[^adgjmpsvy|DŽʄԄׄڄ݄	!$%+,/258;>@BDFHJLNPRSYZȈɈ̈ψjknq56:=34klry

"%(+.1478<=@CFILOQSUWY[]_acdfjmvx{~ÑƑɑ̑ϑґӑّڑݑ@AGNZ[ad     

"%(+.1478<=@CFILOQSUWY[]_acdfjmvx{~ÑƑɑ̑ϑґӑّڑݑ@AGNZ[ad     

%&+,679<abdgޘߘBCEH128?KLQT

%&+,679<abdgޘߘBCEH128?KLQT

Specifications Template#Template for Core's Specificationss

Specifications Template#Template for Core's Specificationss
IgorMohororgor(Specifications Template Flex Design.dotigormic106Microsoft Word 9.0l@E~@Z]@        @^<@~C- L
IgorMohororgor(Specifications Template Flex Design.dotigormic106Microsoft Word 9.0l@E~@Z]@        @^<@~C- L
 FMicrosoft Word Document
 FMicrosoft Word Document
MSWordDocWord.Document.89q

_Toc171168117
_Toc171168106
_Toc171168096
_Toc171168086
_Toc171168076}
_Toc171168066w
_Toc171168056q
_Toc171168046k
_Toc171168036e
_Toc171168026_
_Toc171168016Y
_Toc17116800?S
_Toc17116799?M
_Toc17116798?G
_Toc17116797?A
_Toc17116796?;
_Toc17116795?5
_Toc17116794?/
_Toc17116793?)
_Toc17116792?#
_Toc17116791?
_Toc17116790>
_Toc17116789>
_Toc17116788>
_Toc17116787>
_Toc17116786Khttp://www.opencores.org/Khttp://www.opencores.org/2C1WishBone\wishlogo.gif
_Toc17116884>
_Toc17116883>
_Toc17116882>՜.+,D՜.+,\
px

MSWordDocWord.Document.89q

_Toc171168117
_Toc171168106
_Toc171168096
_Toc171168086
_Toc171168076}
_Toc171168066w
_Toc171168056q
_Toc171168046k
_Toc171168036e
_Toc171168026_
_Toc171168016Y
_Toc17116800?S
_Toc17116799?M
_Toc17116798?G
_Toc17116797?A
_Toc17116796?;
_Toc17116795?5
_Toc17116794?/
_Toc17116793?)
_Toc17116792?#
_Toc17116791?
_Toc17116790>
_Toc17116789>
_Toc17116788>
_Toc17116787>
_Toc17116786Khttp://www.opencores.org/Khttp://www.opencores.org/2C1WishBone\wishlogo.gif
_Toc17116884>
_Toc17116883>
_Toc17116882>՜.+,D՜.+,\
px

Opencoresw^
Opencoresw^
        Specifications TemplateTitle 8@_PID_HLINKSAX7K
_Toc171169106E
_Toc171169096?
_Toc1711690869
_Toc1711690760
_Toc171169066*
_Toc171169056$
_Toc171169046
_Toc171169036
_Toc171169026
_Toc171169016
_Toc17116900?
_Toc17116899?
_Toc17116898?
_Toc17116897?
_Toc17116896?
_Toc17116895?
_Toc17116894?
_Toc17116893?
_Toc17116892?
_Toc17116891?
_Toc17116890>
_Toc17116889>
_Toc17116888>
_Toc17116887>
_Toc17116886>
_Toc17116885>
_Toc17116884>
_Toc17116883>
_Toc17116882>
_Toc17116881>
_Toc171168803
_Toc171168513
_Toc171168502
_Toc171168492y
_Toc171168482s
_Toc171168472m
_Toc171168462g
_Toc171168452a
_Toc171168442[
_Toc171168432U
_Toc171168422O
_Toc171168412I
_Toc171168405C
_Toc171168395=
_Toc1711683857
_Toc1711683751
_Toc171168365+
_Toc171168355%
_Toc171168345
_Toc171168335
_Toc171168325
_Toc171168315

_Toc171168304
_Toc171168294
_Toc171168284
_Toc171168274
_Toc171168264
_Toc171168254
_Toc171168244
_Toc171168234
_Toc171168224
_Toc171168214
_Toc171168207
_Toc171168197
_Toc171168187
_Toc171168177
_Toc171168167
_Toc171168157
_Toc171168147
_Toc171168137
_Toc171168127@((h       ((`@UnknownJeanne WiegelmannGz Times New Roman5Symbol3&z Arial?5	z Courier New9GaramondA"GenevaArial;Wingdings"qhcthfSWFj
        Specifications TemplateTitle 8@_PID_HLINKSAX7K
_Toc171169106E
_Toc171169096?
_Toc1711690869
_Toc1711690760
_Toc171169066*
_Toc171169056$
_Toc171169046
_Toc171169036
_Toc171169026
_Toc171169016
_Toc17116900?
_Toc17116899?
_Toc17116898?
_Toc17116897?
_Toc17116896?
_Toc17116895?
_Toc17116894?
_Toc17116893?
_Toc17116892?
_Toc17116891?
_Toc17116890>
_Toc17116889>
_Toc17116888>
_Toc17116887>
_Toc17116886>
_Toc17116885>
_Toc17116884>
_Toc17116883>
_Toc17116882>
_Toc17116881>
_Toc171168803
_Toc171168513
_Toc171168502
_Toc171168492y
_Toc171168482s
_Toc171168472m
_Toc171168462g
_Toc171168452a
_Toc171168442[
_Toc171168432U
_Toc171168422O
_Toc171168412I
_Toc171168405C
_Toc171168395=
_Toc1711683857
_Toc1711683751
_Toc171168365+
_Toc171168355%
_Toc171168345
_Toc171168335
_Toc171168325
_Toc171168315

_Toc171168304
_Toc171168294
_Toc171168284
_Toc171168274
_Toc171168264
_Toc171168254
_Toc171168244
_Toc171168234
_Toc171168224
_Toc171168214
_Toc171168207
_Toc171168197
_Toc171168187
_Toc171168177
_Toc171168167
_Toc171168157
_Toc171168147
_Toc171168137
_Toc171168127@((h       ((`@UnknownJeanne WiegelmannGz Times New Roman5Symbol3&z Arial?5	z Courier New9GaramondA"GenevaArial;Wingdings"qhcthfSWFj
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.