OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] [rtl/] [verilog/] [eth_defines.v] - Diff between revs 119 and 134

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 119 Rev 134
Line 39... Line 39...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.19  2002/07/23 15:28:31  mohor
 
// Ram , used for BDs changed from generic_spram to eth_spram_256x32.
 
//
// Revision 1.18  2002/05/03 10:15:50  mohor
// Revision 1.18  2002/05/03 10:15:50  mohor
// Outputs registered. Reset changed for eth_wishbone module.
// Outputs registered. Reset changed for eth_wishbone module.
//
//
// Revision 1.17  2002/04/24 08:52:19  mohor
// Revision 1.17  2002/04/24 08:52:19  mohor
// Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
// Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
Line 159... Line 162...
`define ETH_IPGR1_DEF         7'h0C
`define ETH_IPGR1_DEF         7'h0C
`define ETH_IPGR2_DEF         7'h12
`define ETH_IPGR2_DEF         7'h12
`define ETH_PACKETLEN_DEF     32'h00400600
`define ETH_PACKETLEN_DEF     32'h00400600
`define ETH_COLLCONF0_DEF     6'h3f
`define ETH_COLLCONF0_DEF     6'h3f
`define ETH_COLLCONF1_DEF     4'hF
`define ETH_COLLCONF1_DEF     4'hF
`define ETH_TX_BD_NUM_DEF     8'h80
`define ETH_TX_BD_NUM_DEF     8'h40
`define ETH_CTRLMODER_DEF     3'h0
`define ETH_CTRLMODER_DEF     3'h0
`define ETH_MIIMODER_DEF      11'h064
`define ETH_MIIMODER_DEF      11'h064
`define ETH_MIIADDRESS0_DEF   5'h00
`define ETH_MIIADDRESS0_DEF   5'h00
`define ETH_MIIADDRESS1_DEF   5'h00
`define ETH_MIIADDRESS1_DEF   5'h00
`define ETH_MIITX_DATA_DEF    16'h0000
`define ETH_MIITX_DATA_DEF    16'h0000

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.