OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] [rtl/] [verilog/] [eth_top.v] - Diff between revs 103 and 106

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 103 Rev 106
Line 39... Line 39...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.24  2002/04/22 14:15:42  mohor
 
// Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
 
// selected in eth_defines.v
 
//
// Revision 1.23  2002/03/25 13:33:53  mohor
// Revision 1.23  2002/03/25 13:33:53  mohor
// md_padoen_o changed to md_padoe_o. Signal was always active high, just
// md_padoen_o changed to md_padoe_o. Signal was always active high, just
// name was incorrect.
// name was incorrect.
//
//
// Revision 1.22  2002/02/26 16:59:54  mohor
// Revision 1.22  2002/02/26 16:59:54  mohor
Line 371... Line 375...
        temp_wb_dat_o_reg <=#Tp 32'h0;
        temp_wb_dat_o_reg <=#Tp 32'h0;
        temp_wb_err_o_reg <=#Tp 1'b0;
        temp_wb_err_o_reg <=#Tp 1'b0;
      end
      end
    else
    else
      begin
      begin
        temp_wb_ack_o_reg <=#Tp temp_wb_ack_o;
        temp_wb_ack_o_reg <=#Tp temp_wb_ack_o & ~temp_wb_ack_o_reg;
        temp_wb_dat_o_reg <=#Tp temp_wb_dat_o;
        temp_wb_dat_o_reg <=#Tp temp_wb_dat_o;
        temp_wb_err_o_reg <=#Tp temp_wb_err_o;
        temp_wb_err_o_reg <=#Tp temp_wb_err_o & ~temp_wb_err_o_reg;
      end
      end
  end
  end
`endif
`endif
 
 
 
 
Line 637... Line 641...
 
 
  // WISHBONE slave
  // WISHBONE slave
  .WB_ADR_I(wb_adr_i[9:2]),           .WB_WE_I(wb_we_i),
  .WB_ADR_I(wb_adr_i[9:2]),           .WB_WE_I(wb_we_i),
  .BDCs(BDCs),                        .WB_ACK_O(BDAck),
  .BDCs(BDCs),                        .WB_ACK_O(BDAck),
 
 
  .Reset(wb_rst_i),
  .Reset(r_Rst),
 
 
`ifdef EXTERNAL_DMA
`ifdef EXTERNAL_DMA
  .WB_REQ_O(wb_req_o),                .WB_ND_O(wb_nd_o),                        .WB_RD_O(wb_rd_o),
  .WB_REQ_O(wb_req_o),                .WB_ND_O(wb_nd_o),                        .WB_RD_O(wb_rd_o),
  .WB_ACK_I(wb_ack_i),                .r_DmaEn(1'b1),
  .WB_ACK_I(wb_ack_i),                .r_DmaEn(1'b1),
`else
`else

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.