| Line 39... |
Line 39... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.25 2002/07/09 23:53:24 mohor
|
|
// Master state machine had a bug when switching from master write to
|
|
// master read.
|
|
//
|
// Revision 1.24 2002/07/09 20:44:41 mohor
|
// Revision 1.24 2002/07/09 20:44:41 mohor
|
// m_wb_cyc_o signal released after every single transfer.
|
// m_wb_cyc_o signal released after every single transfer.
|
//
|
//
|
// Revision 1.23 2002/05/03 10:15:50 mohor
|
// Revision 1.23 2002/05/03 10:15:50 mohor
|
// Outputs registered. Reset changed for eth_wishbone module.
|
// Outputs registered. Reset changed for eth_wishbone module.
|
| Line 875... |
Line 879... |
6'b01_01_0_1 :
|
6'b01_01_0_1 :
|
begin
|
begin
|
MasterWbTX <=#Tp 1'b0; // master write and master write is needed (data write to rx buffer)
|
MasterWbTX <=#Tp 1'b0; // master write and master write is needed (data write to rx buffer)
|
MasterWbRX <=#Tp 1'b1;
|
MasterWbRX <=#Tp 1'b1;
|
m_wb_adr_o <=#Tp RxPointer;
|
m_wb_adr_o <=#Tp RxPointer;
|
|
m_wb_cyc_o <=#Tp 1'b1;
|
|
m_wb_stb_o <=#Tp 1'b1;
|
m_wb_we_o <=#Tp 1'b1;
|
m_wb_we_o <=#Tp 1'b1;
|
m_wb_sel_o <=#Tp m_wb_sel_tmp_rx;
|
m_wb_sel_o <=#Tp m_wb_sel_tmp_rx;
|
cyc_cleared<=#Tp 1'b0;
|
cyc_cleared<=#Tp 1'b0;
|
end
|
end
|
6'b10_01_0_1, 6'b10_11_0_1 :
|
6'b10_01_0_1, 6'b10_11_0_1 :
|
begin
|
begin
|
MasterWbTX <=#Tp 1'b0; // master read and master write is needed (data write to rx buffer)
|
MasterWbTX <=#Tp 1'b0; // master read and master write is needed (data write to rx buffer)
|
MasterWbRX <=#Tp 1'b1;
|
MasterWbRX <=#Tp 1'b1;
|
m_wb_adr_o <=#Tp RxPointer;
|
m_wb_adr_o <=#Tp RxPointer;
|
|
m_wb_cyc_o <=#Tp 1'b1;
|
|
m_wb_stb_o <=#Tp 1'b1;
|
m_wb_we_o <=#Tp 1'b1;
|
m_wb_we_o <=#Tp 1'b1;
|
m_wb_sel_o <=#Tp m_wb_sel_tmp_rx;
|
m_wb_sel_o <=#Tp m_wb_sel_tmp_rx;
|
cyc_cleared<=#Tp 1'b0;
|
cyc_cleared<=#Tp 1'b0;
|
end
|
end
|
6'b01_10_0_1, 6'b01_11_0_1 :
|
6'b01_10_0_1, 6'b01_11_0_1 :
|
begin
|
begin
|
MasterWbTX <=#Tp 1'b1; // master write and master read is needed (data read from tx buffer)
|
MasterWbTX <=#Tp 1'b1; // master write and master read is needed (data read from tx buffer)
|
MasterWbRX <=#Tp 1'b0;
|
MasterWbRX <=#Tp 1'b0;
|
m_wb_adr_o <=#Tp TxPointer;
|
m_wb_adr_o <=#Tp TxPointer;
|
|
m_wb_cyc_o <=#Tp 1'b1;
|
|
m_wb_stb_o <=#Tp 1'b1;
|
m_wb_we_o <=#Tp 1'b0;
|
m_wb_we_o <=#Tp 1'b0;
|
m_wb_sel_o <=#Tp m_wb_sel_tmp_tx;
|
m_wb_sel_o <=#Tp m_wb_sel_tmp_tx;
|
cyc_cleared<=#Tp 1'b0;
|
cyc_cleared<=#Tp 1'b0;
|
end
|
end
|
6'b10_10_1_0, 6'b01_01_1_0, 6'b10_01_1_0, 6'b10_11_1_0, 6'b01_10_1_0, 6'b01_11_1_0 :
|
6'b10_10_1_0, 6'b01_01_1_0, 6'b10_01_1_0, 6'b10_11_1_0, 6'b01_10_1_0, 6'b01_11_1_0 :
|
