OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_wishbone.v] - Diff between revs 86 and 87

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 86 Rev 87
Line 39... Line 39...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.15  2002/03/08 06:56:46  mohor
 
// Big Endian problem when sending frames fixed.
 
//
// Revision 1.14  2002/03/02 19:12:40  mohor
// Revision 1.14  2002/03/02 19:12:40  mohor
// Byte ordering changed (Big Endian used). casex changed with case because
// Byte ordering changed (Big Endian used). casex changed with case because
// Xilinx Foundation had problems. Tested in HW. It WORKS.
// Xilinx Foundation had problems. Tested in HW. It WORKS.
//
//
// Revision 1.13  2002/02/26 16:59:55  mohor
// Revision 1.13  2002/02/26 16:59:55  mohor
Line 1441... Line 1444...
always @ (posedge WB_CLK_I or posedge Reset)
always @ (posedge WB_CLK_I or posedge Reset)
begin
begin
  if(Reset)
  if(Reset)
    RxStatusWriteLatched <=#Tp 1'b0;
    RxStatusWriteLatched <=#Tp 1'b0;
  else
  else
  if(RxStatusWrite)
  if(RxStatusWrite & ~RxStatusWrite_rck)
    RxStatusWriteLatched <=#Tp 1'b1;
    RxStatusWriteLatched <=#Tp 1'b1;
  else
  else
  if(RxStatusWrite_rck)
  if(RxStatusWrite_rck)
    RxStatusWriteLatched <=#Tp 1'b0;
    RxStatusWriteLatched <=#Tp 1'b0;
end
end
Line 1454... Line 1457...
always @ (posedge MRxClk or posedge Reset)
always @ (posedge MRxClk or posedge Reset)
begin
begin
  if(Reset)
  if(Reset)
    RxStatusWrite_rck <=#Tp 1'b0;
    RxStatusWrite_rck <=#Tp 1'b0;
  else
  else
    RxStatusWrite_rck <=#Tp RxStatusWriteLatched;
  if(RxStatusWriteLatched)
 
    RxStatusWrite_rck <=#Tp 1'b1;
 
  else
 
    RxStatusWrite_rck <=#Tp 1'b0;
end
end
 
 
 
 
reg RxEnableWindow;
reg RxEnableWindow;
 
 
Line 1745... Line 1751...
    LoadStatusBlocked <=#Tp 1'b0;
    LoadStatusBlocked <=#Tp 1'b0;
  else
  else
  if(LoadRxStatus & ~RxAbortLatched)
  if(LoadRxStatus & ~RxAbortLatched)
    LoadStatusBlocked <=#Tp 1'b1;
    LoadStatusBlocked <=#Tp 1'b1;
  else
  else
  if(RxStatusWrite_rck)
  if(RxStatusWrite_rck | RxStartFrm)
    LoadStatusBlocked <=#Tp 1'b0;
    LoadStatusBlocked <=#Tp 1'b0;
end
end
 
 
// LatchedRxLength[15:0]
// LatchedRxLength[15:0]
always @ (posedge MRxClk or posedge Reset)
always @ (posedge MRxClk or posedge Reset)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.