OpenCores
URL https://opencores.org/ocsvn/gecko3/gecko3/trunk

Subversion Repositories gecko3

[/] [gecko3/] [trunk/] [GECKO3COM/] [gecko3com-fw/] [firmware/] [include/] [gecko3com_i2c.h] - Diff between revs 9 and 32

Show entire file | Details | Blame | View Log

Rev 9 Rev 32
Line 42... Line 42...
#define I2C_DEV_IO      0x41            /**< base adress of a I2C IO expander: 7-bits 1000001 */
#define I2C_DEV_IO      0x41            /**< base adress of a I2C IO expander: 7-bits 1000001 */
 
 
/**
/**
 * offsets into boot eeprom for configuration values
 * offsets into boot eeprom for configuration values
 */
 */
#define FPGA_TYPE_OFFSET        0x3FDD /**< ASCII string with the fpga type as it is in the bit file */
/** ASCII string with the fpga type as it is in the bit file */
#define FPGA_TYPE_LEN           16
#define FPGA_TYPE_OFFSET        0x3FDD 
#define FPGA_IDCODE_OFFSET      0x3FED /**< the JTAG chip IDCODE is a 32 bit integer stored as 0x11223344 */
#define FPGA_TYPE_LEN           16  /**< length of the FPGA type string */
#define FPGA_IDCODE_LEN         10
 
 
/** the JTAG chip IDCODE is a 32 bit integer stored as 0x11223344 */
 
#define FPGA_IDCODE_OFFSET      0x3FED 
 
#define FPGA_IDCODE_LEN         10  /**< length of the IDCODE string */
 
 
 
/** the hardware revision of this board, one char */
#define HW_REV_OFFSET           0x3FF7  
#define HW_REV_OFFSET           0x3FF7  
#define SERIAL_NO_OFFSET        0x3FF8
#define SERIAL_NO_OFFSET        0x3FF8 /**< place to store the serial number */
#define SERIAL_NO_LEN           8
#define SERIAL_NO_LEN           8   /**< length of the serial number string */
 
 
#endif /* INCLUDED_GECKO3COM_I2C_H */
#endif /* INCLUDED_GECKO3COM_I2C_H */
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.