| Line 10... |
Line 10... |
Implementation of LPFFIR according to specification document:
|
Implementation of LPFFIR according to specification document:
|
./doc/LPFFIR_Specifications.pdf
|
./doc/LPFFIR_Specifications.pdf
|
|
|
DIRECTORY STRUCTURE:
|
DIRECTORY STRUCTURE:
|
── bench Top level test bench
|
── bench Top level test bench
|
│ ├── systemc For SystemC sources
|
│ ├── systemc SystemC test bench sources
|
│ └── verilog For verilog sources
|
│ └── verilog Verilog test bench sources
|
│
|
│
|
├── doc Specification and other PDF documents
|
├── doc Specification, verification and other PDF documents
|
│ └── src Source version of all documents (Microsoft Word, Microsoft Visio)
|
│ └── src Source version of all documents (Microsoft Word, Microsoft Visio)
|
│
|
│
|
├── rtl Verilog RTL sources
|
├── rtl Verilog RTL sources
|
│
|
│
|
├── sim Top level simulations
|
├── sim Top level simulations
|
| Line 32... |
Line 32... |
├── sw Software sources for Python script utilities
|
├── sw Software sources for Python script utilities
|
│ ├── out Useful output from Python script utilities
|
│ ├── out Useful output from Python script utilities
|
│ └── run Python sources and for running Python script utilities
|
│ └── run Python sources and for running Python script utilities
|
│
|
│
|
└── uvm Universal Verification Methodology (UVM)
|
└── uvm Universal Verification Methodology (UVM)
|
|
├── rca_uvm Ripple Carry Adder Easier UVM project
|
├── work Work in progress/unfinished project
|
├── work Work in progress/unfinished project
|
│ └── generated_tb Test bench
|
|
│
|
|
└── tools Open-source Tools
|
└── tools Open-source Tools
|
├── easier_uvm_gen Automatic UVM test bench generator
|
├── easier_uvm_gen Automatic UVM test bench generator
|
└── uvm_syoscb General purpose UVM Scoreboard
|
└── uvm_syoscb General purpose UVM Scoreboard
|
|
|
OPEN-SOURCE TOOLS:
|
OPEN-SOURCE TOOLS:
|
