URL
https://opencores.org/ocsvn/lxp32/lxp32/trunk
[/] [lxp32/] [trunk/] [rtl/] [lxp32_mul_seq.vhd] - Diff between revs 2 and 6
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 6 |
| Line 42... |
Line 42... |
begin
|
begin
|
if rising_edge(clk_i) then
|
if rising_edge(clk_i) then
|
if rst_i='1' then
|
if rst_i='1' then
|
ceo<='0';
|
ceo<='0';
|
cnt<=0;
|
cnt<=0;
|
|
reg1<=(others=>'-');
|
|
reg2<=(others=>'-');
|
|
acc_sum<=(others=>'-');
|
|
else
|
|
if cnt=1 then
|
|
ceo<='1';
|
else
|
else
|
ceo<='0';
|
ceo<='0';
|
|
end if;
|
|
|
if ce_i='1' then
|
if ce_i='1' then
|
cnt<=32;
|
cnt<=32;
|
reg1<=unsigned(op1_i);
|
reg1<=unsigned(op1_i);
|
reg2<=unsigned(op2_i);
|
reg2<=unsigned(op2_i);
|
acc_sum<=(others=>'0');
|
acc_sum<=(others=>'0');
|
elsif cnt>0 then
|
else
|
acc_sum<=acc_sum+pp;
|
acc_sum<=acc_sum+pp;
|
reg1<=reg1(reg1'high-1 downto 0)&"0";
|
reg1<=reg1(reg1'high-1 downto 0)&"0";
|
reg2<="0"®2(reg2'high downto 1);
|
reg2<="0"®2(reg2'high downto 1);
|
|
if cnt>0 then
|
cnt<=cnt-1;
|
cnt<=cnt-1;
|
if cnt=1 then
|
|
ceo<='1';
|
|
end if;
|
end if;
|
end if;
|
end if;
|
end if;
|
end if;
|
end if;
|
end if;
|
end process;
|
end process;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.