URL
https://opencores.org/ocsvn/lxp32/lxp32/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 6 |
Line 2... |
Line 2... |
|
|
LXP32_DIR=../../../../rtl
|
LXP32_DIR=../../../../rtl
|
LXP32_RTL=$(LXP32_DIR)/lxp32_ram256x32.vhd\
|
LXP32_RTL=$(LXP32_DIR)/lxp32_ram256x32.vhd\
|
$(LXP32_DIR)/lxp32_icache.vhd
|
$(LXP32_DIR)/lxp32_icache.vhd
|
|
|
# Testbench sources
|
# Common package
|
|
|
COMMON_PKG_DIR=../../../common_pkg
|
COMMON_PKG_DIR=../../../common_pkg
|
|
COMMON_SRC=$(COMMON_PKG_DIR)/common_pkg.vhd $(COMMON_PKG_DIR)/common_pkg_body.vhd
|
|
|
|
# Testbench sources
|
|
|
TB_DIR=../../src/tb
|
TB_DIR=../../src/tb
|
TB_SRC=$(COMMON_PKG_DIR)/common_pkg.vhd\
|
TB_SRC=$(TB_DIR)/tb_pkg.vhd\
|
$(COMMON_PKG_DIR)/common_pkg_body.vhd\
|
|
$(TB_DIR)/tb_pkg.vhd\
|
|
$(TB_DIR)/cpu_model.vhd\
|
$(TB_DIR)/cpu_model.vhd\
|
$(TB_DIR)/ram_model.vhd\
|
$(TB_DIR)/ram_model.vhd\
|
$(TB_DIR)/tb.vhd
|
$(TB_DIR)/tb.vhd
|
|
|
TB_MOD=tb
|
TB_MOD=tb
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.