OpenCores
URL https://opencores.org/ocsvn/lxp32/lxp32/trunk

Subversion Repositories lxp32

[/] [lxp32/] [trunk/] [verify/] [lxp32/] [run/] [xsim/] [Makefile] - Diff between revs 2 and 6

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 6
Line 37... Line 37...
 
 
########################
########################
# Normal targets
# Normal targets
########################
########################
 
 
compile.stamp: $(LXP32_RTL) $(PLATFORM_RTL) $(TB_SRC) $(FIRMWARE)
compile.stamp: $(LXP32_RTL) $(COMMON_SRC) $(PLATFORM_RTL) $(TB_SRC) $(FIRMWARE)
        xvhdl$(BAT) $(LXP32_RTL) $(PLATFORM_RTL) $(TB_SRC)
        xvhdl$(BAT) $(LXP32_RTL) $(COMMON_SRC) $(PLATFORM_RTL) $(TB_SRC)
        xelab$(BAT) work.tb -s tb_sim -debug typical
        xelab$(BAT) work.tb -s tb_sim -debug typical
        echo > compile.stamp
        echo > compile.stamp
 
 
%.ram: $(FW_SRC_DIR)/%.asm
%.ram: $(FW_SRC_DIR)/%.asm
        $(ASM) -f textio $^ -o $@
        $(ASM) -f textio $^ -o $@

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.