URL
https://opencores.org/ocsvn/m16c5x/m16c5x/trunk
[/] [m16c5x/] [trunk/] [Code/] [MPLAB/] [M16C5x_Tst4.asm] - Diff between revs 2 and 3
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 3 |
| Line 164... |
Line 164... |
MOVLW 0x00 ; UART CR (Lo) Set 8N1
|
MOVLW 0x00 ; UART CR (Lo) Set 8N1
|
MOVWF PortC
|
MOVWF PortC
|
|
|
MOVLW 0x30 ; UART BRR (Hi) PS[3:0]
|
MOVLW 0x30 ; UART BRR (Hi) PS[3:0]
|
MOVWF PortC ; Output to SPI and to UART
|
MOVWF PortC ; Output to SPI and to UART
|
MOVLW 0x0F ; UART BRR (Lo) Div[7:0] (115.2k baud)
|
MOVLW 0x01 ; UART BRR (Lo) Div[7:0] (921.6k baud)
|
MOVWF PortC
|
MOVWF PortC
|
|
|
WaitLp1 BTFSS PortA,SPI_SR_TF_EF ; Wait for UART UCR, BRR output
|
WaitLp1 BTFSS PortA,SPI_SR_TF_EF ; Wait for UART UCR, BRR output
|
GOTO WaitLp1
|
GOTO WaitLp1
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
