OpenCores
URL https://opencores.org/ocsvn/m16c5x/m16c5x/trunk

Subversion Repositories m16c5x

[/] [m16c5x/] [trunk/] [Code/] [MPLAB/] [M16C5x_Tst4.lst] - Diff between revs 2 and 3

Show entire file | Details | Blame | View Log

Rev 2 Rev 3
Line 1... Line 1...
MPASM  5.50                   M16C5X_TST4.ASM   7-28-2013  12:14:21         PAGE  1
MPASM  5.50                   M16C5X_TST4.ASM   12-5-2013  8:25:30         PAGE  1
 
 
 
 
LOC  OBJECT CODE     LINE SOURCE TEXT
LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE
  VALUE
 
 
Line 55... Line 55...
                      00049 ; SPI Control Register Bit Map (M16C5x TRIS A register)
                      00049 ; SPI Control Register Bit Map (M16C5x TRIS A register)
                      00050 ;-------------------------------------------------------------------------------
                      00050 ;-------------------------------------------------------------------------------
                      00051
                      00051
  00000000            00052 SPI_CR_REn      EQU     0           ; Enable MISO Data Capture
  00000000            00052 SPI_CR_REn      EQU     0           ; Enable MISO Data Capture
  00000001            00053 SPI_CR_SSel     EQU     1           ; Slv Select: 0 - Ext SEEPROM, 1 - SSP_UART
  00000001            00053 SPI_CR_SSel     EQU     1           ; Slv Select: 0 - Ext SEEPROM, 1 - SSP_UART
MPASM  5.50                   M16C5X_TST4.ASM   7-28-2013  12:14:21         PAGE  2
MPASM  5.50                   M16C5X_TST4.ASM   12-5-2013  8:25:30         PAGE  2
 
 
 
 
LOC  OBJECT CODE     LINE SOURCE TEXT
LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE
  VALUE
 
 
Line 114... Line 114...
                      00102 ;-------------------------------------------------------------------------------
                      00102 ;-------------------------------------------------------------------------------
                      00103 ; SSP UART Baud Rate Register (RA = 001) (16-bits Total) (Write-Only)
                      00103 ; SSP UART Baud Rate Register (RA = 001) (16-bits Total) (Write-Only)
                      00104 ;-------------------------------------------------------------------------------
                      00104 ;-------------------------------------------------------------------------------
                      00105
                      00105
  00000004            00106 UART_BR_PS      EQU     4           ; Bits 11:8 : Baud rate prescaler - (M - 1)
  00000004            00106 UART_BR_PS      EQU     4           ; Bits 11:8 : Baud rate prescaler - (M - 1)
MPASM  5.50                   M16C5X_TST4.ASM   7-28-2013  12:14:21         PAGE  3
MPASM  5.50                   M16C5X_TST4.ASM   12-5-2013  8:25:30         PAGE  3
 
 
 
 
LOC  OBJECT CODE     LINE SOURCE TEXT
LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE
  VALUE
 
 
Line 173... Line 173...
0004   002A           00154                 MOVWF   SPI_CR          ; Save copy of value
0004   002A           00154                 MOVWF   SPI_CR          ; Save copy of value
0005   0007           00155                 TRIS    7               ; Initialize SPI CR
0005   0007           00155                 TRIS    7               ; Initialize SPI CR
                      00156
                      00156
0006   0C08           00157                 MOVLW   0x08            ; Delay before using SPI I/F
0006   0C08           00157                 MOVLW   0x08            ; Delay before using SPI I/F
0007   002F           00158                 MOVWF   DlyCntr
0007   002F           00158                 MOVWF   DlyCntr
MPASM  5.50                   M16C5X_TST4.ASM   7-28-2013  12:14:21         PAGE  4
MPASM  5.50                   M16C5X_TST4.ASM   12-5-2013  8:25:30         PAGE  4
 
 
 
 
LOC  OBJECT CODE     LINE SOURCE TEXT
LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE
  VALUE
 
 
Line 189... Line 189...
000C   0C00           00164                 MOVLW   0x00            ; UART CR (Lo) Set 8N1
000C   0C00           00164                 MOVLW   0x00            ; UART CR (Lo) Set 8N1
000D   0027           00165                 MOVWF   PortC
000D   0027           00165                 MOVWF   PortC
                      00166
                      00166
000E   0C30           00167                 MOVLW   0x30            ; UART BRR (Hi) PS[3:0]
000E   0C30           00167                 MOVLW   0x30            ; UART BRR (Hi) PS[3:0]
000F   0027           00168                 MOVWF   PortC           ; Output to SPI and to UART
000F   0027           00168                 MOVWF   PortC           ; Output to SPI and to UART
0010   0C0F           00169                 MOVLW   0x0F            ; UART BRR (Lo) Div[7:0] (115.2k baud)
0010   0C01           00169                 MOVLW   0x01            ; UART BRR (Lo) Div[7:0] (921.6k baud)
0011   0027           00170                 MOVWF   PortC
0011   0027           00170                 MOVWF   PortC
                      00171
                      00171
0012   0705           00172 WaitLp1         BTFSS   PortA,SPI_SR_TF_EF ; Wait for UART UCR, BRR output
0012   0705           00172 WaitLp1         BTFSS   PortA,SPI_SR_TF_EF ; Wait for UART UCR, BRR output
0013   0A12           00173                 GOTO    WaitLp1
0013   0A12           00173                 GOTO    WaitLp1
                      00174
                      00174
Line 232... Line 232...
                      00207
                      00207
0027   06ED           00208 Tst_ExtASCII    BTFSC   SPI_DIO_L,7     ; Ignore Extended ASCII characters
0027   06ED           00208 Tst_ExtASCII    BTFSC   SPI_DIO_L,7     ; Ignore Extended ASCII characters
0028   0A3B           00209                 GOTO    Wr_UART_TF      ; Transmit Extended ASCII as is
0028   0A3B           00209                 GOTO    Wr_UART_TF      ; Transmit Extended ASCII as is
                      00210
                      00210
0029   0C7B           00211 Tst_LowerCase   MOVLW   0x7B            ; Test against 'z' + 1
0029   0C7B           00211 Tst_LowerCase   MOVLW   0x7B            ; Test against 'z' + 1
MPASM  5.50                   M16C5X_TST4.ASM   7-28-2013  12:14:21         PAGE  5
MPASM  5.50                   M16C5X_TST4.ASM   12-5-2013  8:25:30         PAGE  5
 
 
 
 
LOC  OBJECT CODE     LINE SOURCE TEXT
LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE
  VALUE
 
 
Line 279... Line 279...
0044   0A14           00248                 GOTO    Rd_UART_RF      ; Loop Forever, send 0x55 continously
0044   0A14           00248                 GOTO    Rd_UART_RF      ; Loop Forever, send 0x55 continously
                      00249
                      00249
                      00250 ;-------------------------------------------------------------------------------
                      00250 ;-------------------------------------------------------------------------------
                      00251
                      00251
                      00252                                 END
                      00252                                 END
MPASM  5.50                   M16C5X_TST4.ASM   7-28-2013  12:14:21         PAGE  6
MPASM  5.50                   M16C5X_TST4.ASM   12-5-2013  8:25:30         PAGE  6
 
 
 
 
SYMBOL TABLE
SYMBOL TABLE
  LABEL                             VALUE
  LABEL                             VALUE
 
 
Line 338... Line 338...
UART_CR_IE                        00000001
UART_CR_IE                        00000001
UART_CR_MD                        00000002
UART_CR_MD                        00000002
UART_CR_RA                        00000003
UART_CR_RA                        00000003
UART_CR_RTSo                      00000001
UART_CR_RTSo                      00000001
UART_CR_WnR                       00000001
UART_CR_WnR                       00000001
MPASM  5.50                   M16C5X_TST4.ASM   7-28-2013  12:14:21         PAGE  7
MPASM  5.50                   M16C5X_TST4.ASM   12-5-2013  8:25:30         PAGE  7
 
 
 
 
SYMBOL TABLE
SYMBOL TABLE
  LABEL                             VALUE
  LABEL                             VALUE
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.