| Line 1... |
Line 1... |
TOP_LEVEL_DIR=../..
|
TOP_LEVEL_DIR=../..
|
|
DESIGN_DIR=.
|
DESIGN_NAME=core
|
|
DESIGN_DIR=$(TOP_LEVEL_DIR)/designs/$(DESIGN_NAME)
|
|
|
|
MBLITE_HW_DIR=$(TOP_LEVEL_DIR)/hw
|
MBLITE_HW_DIR=$(TOP_LEVEL_DIR)/hw
|
MBLITE_STD_DIR=$(MBLITE_HW_DIR)/std
|
MBLITE_STD_DIR=$(MBLITE_HW_DIR)/std
|
MBLITE_CORE_DIR=$(MBLITE_HW_DIR)/core
|
MBLITE_CORE_DIR=$(MBLITE_HW_DIR)/core
|
|
|
MBLITE_LIBRARY_NAME=mblite
|
WORK_DIR=$(DESIGN_DIR)/work
|
|
MODELSIM_WORK_DIR=$(WORK_DIR)/modelsim
|
SIM_DIR=$(DESIGN_DIR)/work
|
XILINX_WORK_DIR=$(WORK_DIR)/xilinx
|
MODELSIM_SIM_DIR=$(SIM_DIR)/modelsim
|
|
MODELSIM_WORK_DIR=$(MODELSIM_SIM_DIR)/$(DESIGN_NAME)
|
|
|
|
|
MBLITE_LIBRARY_NAME=mblite
|
WORK_LIBRARY_NAME=work
|
WORK_LIBRARY_NAME=work
|
|
|
default:
|
default:
|
@echo "Makefile for the MB-lite microprocessor"
|
@echo "Makefile for the MB-lite microprocessor"
|
@echo "---------------------------------------"
|
@echo "---------------------------------------"
|
@echo "Make options:"
|
@echo "Make options:"
|
@echo " default: Echo these instructions"
|
@echo " default: Echo these instructions"
|
@echo " all: Compile CORE to library mblite"
|
@echo " modelsim: Build Modelsim project"
|
@echo " Compile TESTBENCH to library work"
|
@echo " xilinx: Build Xilinx project"
|
@echo " clean: Remove all compiled and generated files"
|
@echo " clean: Remove all compiled and generated files"
|
|
|
all: modelsim-design
|
modelsim: modelsim-design
|
|
|
################
|
################
|
# WORK library #
|
# WORK library #
|
################
|
################
|
|
|
| Line 63... |
Line 60... |
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_STD_DIR)/std_Pkg.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_STD_DIR)/std_Pkg.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_STD_DIR)/dsram.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_STD_DIR)/dsram.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_STD_DIR)/sram_4en.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_STD_DIR)/sram_4en.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_STD_DIR)/sram.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_STD_DIR)/sram.vhd
|
|
|
# Compile MB-LITE processor
|
# Compile MB-LITE core
|
modelsim-core: modelsim-std modelsim-mblite-config
|
modelsim-core: modelsim-std modelsim-mblite-config
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/core_Pkg.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/core_Pkg.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/core.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/core.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/fetch.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/fetch.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/gprf.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/gprf.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/decode.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/decode.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/execute.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/execute.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/mem.vhd
|
@vcom -work $(MBLITE_LIBRARY_NAME) $(MBLITE_CORE_DIR)/mem.vhd
|
|
|
|
#############################
|
|
# Create xilinx ISE project #
|
|
#############################
|
|
|
|
xilinx: xilinx-clean
|
|
@mkdir -p $(XILINX_WORK_DIR)
|
|
@xtclsh $(DESIGN_DIR)/Xilinx.tcl
|
|
|
###########################
|
###########################
|
# Remove work directories #
|
# Remove work directories #
|
###########################
|
###########################
|
|
|
modelsim-clean:
|
xilinx-clean:
|
@rm -r -f $(MODELSIM_WORK_DIR)
|
@rm -rf core.gise
|
|
@rm -rf core.xise
|
|
|
clean:
|
clean:
|
@rm -r -f $(SIM_DIR)
|
@rm -rf $(WORK_DIR)
|
@rm -f transcript
|
@rm -f transcript
|
@rm -f modelsim.ini
|
@rm -f modelsim.ini
|
@rm -f vsim.wlf
|
@rm -f vsim.wlf
|
No newline at end of file
|
No newline at end of file
|
