OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [backend/] [std/] [board.h] - Diff between revs 2 and 36

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 36
Line 19... Line 19...
 
 
#define UART_BASE           0x90000000
#define UART_BASE           0x90000000
#define UART_IRQ        2
#define UART_IRQ        2
#define ETH_BASE        0x92000000
#define ETH_BASE        0x92000000
#define ETH_IRQ         4
#define ETH_IRQ         4
 
#define I2C_BASE        0x9D000000
 
#define I2C_IRQ         3
 
#define CAN_BASE        0x94000000
 
#define CAN_IRQ         5
 
 
#define MC_BASE_ADDR    0x60000000
#define MC_BASE_ADDR    0x60000000
#define SPI_BASE        0xa0000000
#define SPI_BASE        0xa0000000
 
 
#define ETH_DATA_BASE  0xa8000000 /*  Address for ETH_DATA */
#define ETH_DATA_BASE  0xa8000000 /*  Address for ETH_DATA */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.