URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 36 |
Rev 53 |
Line 9... |
Line 9... |
#define DC_SIZE 8192
|
#define DC_SIZE 8192
|
|
|
|
|
#define IN_CLK 25000000
|
#define IN_CLK 25000000
|
|
|
#define TICKS_PER_SEC 100
|
|
|
|
#define STACK_SIZE 0x01000
|
#define STACK_SIZE 0x01000
|
|
|
#define UART_BAUD_RATE 115200
|
#define UART_BAUD_RATE 115200
|
|
|
Line 29... |
Line 28... |
#define MC_BASE_ADDR 0x60000000
|
#define MC_BASE_ADDR 0x60000000
|
#define SPI_BASE 0xa0000000
|
#define SPI_BASE 0xa0000000
|
|
|
#define ETH_DATA_BASE 0xa8000000 /* Address for ETH_DATA */
|
#define ETH_DATA_BASE 0xa8000000 /* Address for ETH_DATA */
|
|
|
#define BOARD_DEF_IP 0x0a010185
|
|
#define BOARD_DEF_MASK 0xff000000
|
|
#define BOARD_DEF_GW 0x0a010101
|
|
|
|
#define ETH_MACADDR0 0x00
|
#define ETH_MACADDR0 0x00
|
#define ETH_MACADDR1 0x12
|
#define ETH_MACADDR1 0x12
|
#define ETH_MACADDR2 0x34
|
#define ETH_MACADDR2 0x34
|
#define ETH_MACADDR3 0x56
|
#define ETH_MACADDR3 0x56
|
#define ETH_MACADDR4 0x78
|
#define ETH_MACADDR4 0x78
|
#define ETH_MACADDR5 0x9a
|
#define ETH_MACADDR5 0x9a
|
|
|
|
|
/* Whether online help is available -- saves space */
|
|
#define HELP_ENABLED 1
|
|
|
|
/* Whether self check is enabled */
|
|
#define SELF_CHECK 1
|
|
|
|
#endif
|
#endif
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.