URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 85 |
Rev 109 |
PROJECT_DIR=rtl/verilog/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog
|
PROJECT_DIR=rtl/verilog/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog
|
PROJECT_SRC=(adbg_wb_biu.v
|
PROJECT_SRC=(adbg_wb_biu.v
|
adbg_wb_module.v
|
adbg_wb_module.v
|
adbg_or1k_module.v
|
adbg_or1k_module.v
|
adbg_wb_defines.v
|
adbg_wb_defines.v
|
adbg_defines.v
|
adbg_defines.v
|
adbg_crc32.v
|
adbg_crc32.v
|
adbg_or1k_biu.v
|
adbg_or1k_biu.v
|
adbg_or1k_defines.v
|
adbg_or1k_defines.v
|
adbg_or1k_status_reg.v
|
adbg_or1k_status_reg.v
|
adbg_top.v)
|
adbg_top.v)
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
