URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 62 |
Rev 109 |
|
|
`include "minsoc_defines.v"
|
`include "minsoc_defines.v"
|
|
|
module minsoc_clock_manager(
|
module minsoc_clock_manager(
|
clk_i,
|
clk_i,
|
clk_o
|
clk_o
|
);
|
);
|
|
|
//
|
//
|
// Parameters
|
// Parameters
|
//
|
//
|
parameter divisor = 2;
|
parameter divisor = 2;
|
|
|
input clk_i;
|
input clk_i;
|
output clk_o;
|
output clk_o;
|
|
|
`ifdef NO_CLOCK_DIVISION
|
`ifdef NO_CLOCK_DIVISION
|
assign clk_o = clk_i;
|
assign clk_o = clk_i;
|
|
|
`elsif GENERIC_CLOCK_DIVISION
|
`elsif GENERIC_CLOCK_DIVISION
|
reg [31:0] clock_divisor;
|
reg [31:0] clock_divisor;
|
reg clk_int;
|
reg clk_int;
|
always @ (posedge clk_i)
|
always @ (posedge clk_i)
|
begin
|
begin
|
clock_divisor <= clock_divisor + 1'b1;
|
clock_divisor <= clock_divisor + 1'b1;
|
if ( clock_divisor >= divisor/2 - 1 ) begin
|
if ( clock_divisor >= divisor/2 - 1 ) begin
|
clk_int <= ~clk_int;
|
clk_int <= ~clk_int;
|
clock_divisor <= 32'h0000_0000;
|
clock_divisor <= 32'h0000_0000;
|
end
|
end
|
end
|
end
|
assign clk_o = clk_int;
|
assign clk_o = clk_int;
|
|
|
`elsif FPGA_CLOCK_DIVISION
|
`elsif FPGA_CLOCK_DIVISION
|
`ifdef ALTERA_FPGA
|
`ifdef ALTERA_FPGA
|
altera_pll #
|
altera_pll #
|
(
|
(
|
.FREQ_DIV(divisor)
|
.FREQ_DIV(divisor)
|
)
|
)
|
minsoc_altera_pll
|
minsoc_altera_pll
|
(
|
(
|
.inclk0(clk_i),
|
.inclk0(clk_i),
|
.c0(clk_o)
|
.c0(clk_o)
|
);
|
);
|
|
|
`elsif XILINX_FPGA
|
`elsif XILINX_FPGA
|
xilinx_dcm #
|
xilinx_dcm #
|
(
|
(
|
.divisor(divisor)
|
.divisor(divisor)
|
)
|
)
|
minsoc_xilinx_dcm
|
minsoc_xilinx_dcm
|
(
|
(
|
.clk_i(clk_i),
|
.clk_i(clk_i),
|
.clk_o(clk_o)
|
.clk_o(clk_o)
|
);
|
);
|
|
|
`endif // !ALTERA_FPGA/XILINX_FPGA
|
`endif // !ALTERA_FPGA/XILINX_FPGA
|
`endif // !NO_CLOCK_DIVISION/GENERIC_CLOCK_DIVISION/FPGA_CLOCK_DIVISION
|
`endif // !NO_CLOCK_DIVISION/GENERIC_CLOCK_DIVISION/FPGA_CLOCK_DIVISION
|
|
|
|
|
endmodule
|
endmodule
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.