Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [sim/] [modelsim/] [] - Diff between revs 109 and 132

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 109 Rev 132
Line 1... Line 1...
vsim -lib minsoc minsoc_bench -pli ../../bench/verilog/vpi/ +file_name=$1
vsim -lib minsoc minsoc_bench_clock -pli ../../bench/verilog/vpi/ +file_name=$1
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.