OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [utils/] [setup/] [configure.sh] - Diff between revs 141 and 142

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 141 Rev 142
Line 15... Line 15...
#Compiling and moving adv_jtag_bridge debug modules for simulation
#Compiling and moving adv_jtag_bridge debug modules for simulation
execcmd "cd ${DIR_TO_INSTALL}/minsoc/rtl/verilog/adv_debug_sys/Software/adv_jtag_bridge/sim_lib/icarus"
execcmd "cd ${DIR_TO_INSTALL}/minsoc/rtl/verilog/adv_debug_sys/Software/adv_jtag_bridge/sim_lib/icarus"
execcmd "Compiling VPI interface to connect GDB with simulation" "make"
execcmd "Compiling VPI interface to connect GDB with simulation" "make"
execcmd "cp jp-io-vpi.vpi ${DIR_TO_INSTALL}/minsoc/bench/verilog/vpi"
execcmd "cp jp-io-vpi.vpi ${DIR_TO_INSTALL}/minsoc/bench/verilog/vpi"
 
 
#Patching OpenRISC Release 1 with Advanced Debug System patch for Watchpoints
 
execcmd "cd ${DIR_TO_INSTALL}/minsoc/rtl/verilog/or1200/rtl/verilog"
 
cecho "Patching OpenRISC for watchpoint support"
 
#patch -p0 < ${DIR_TO_INSTALL}/minsoc/rtl/verilog/adv_debug_sys/Patches/OR1200v1/or1200v1_hwbkpt.patch
 
patch -p0 < ${SCRIPT_DIR}/or1200v1_hwbkpt.patch
 
 
 
 
 
#Precompiling firmwares
 
cecho "\nPrecompiling delivered firmwares";
 
execcmd "cd ${DIR_TO_INSTALL}/minsoc/sw/utils"
 
execcmd "Make utils" "make"
 
 
 
execcmd "cd ${DIR_TO_INSTALL}/minsoc/sw/support"
 
execcmd "Make support tools" "make"
 
 
 
execcmd "cd ${DIR_TO_INSTALL}/minsoc/sw/drivers"
 
execcmd "Make drivers" "make"
 
 
 
execcmd "cd ${DIR_TO_INSTALL}/minsoc/sw/uart"
 
execcmd "Make UART" "make"
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.