OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [doc/] [src/] [acknowl.tex] - Diff between revs 87 and 92

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 87 Rev 92
\chapter*{Acknowledgments}
\chapter*{Acknowledgments}
\addcontentsline{toc}{chapter}{Acknowledgments}
\addcontentsline{toc}{chapter}{Acknowledgments}
This project is maintained by the DraMCo research group\footnote{\url{http://www.dramco.be/}} of KAHO Sint-Lieven\footnote{\url{http://www.kahosl.be/}}, part of the KU Leuven association\footnote{\url{http://associatie.kuleuven.be/}}.
This project is maintained by the DraMCo research group\footnote{\url{http://www.dramco.be/}} of KAHO Sint-Lieven\footnote{\url{http://www.kahosl.be/}}, part of the KU Leuven association\footnote{\url{http://associatie.kuleuven.be/}}.
The base design for this IP core is written by Geoffrey Ottoy, member of the DraMCo research group. Further adjustments have been made by Jonas De Craene
The base design for this IP core is written by Geoffrey Ottoy, member of the DraMCo research group. Further adjustments have been made by Jonas De Craene.
 
 
%\addtocontents{toc}{Document Revision History}
%\addtocontents{toc}{Document Revision History}
 
 
\chapter*{Document Revision History}
\chapter*{Document Revision History}
\addcontentsline{toc}{chapter}{Document Revision History}
\addcontentsline{toc}{chapter}{Document Revision History}
 
 
\section*{History}
\section*{History}
\begin{tabular}{|l|c|l|p{10cm}|}
\begin{tabular}{|l|c|l|p{10cm}|}
        \hline
        \hline
        \rowcolor{Gray}
        \rowcolor{Gray}
        \textbf{Revision} & \textbf{Date} & \textbf{By} & \textbf{Description} \\
        \textbf{Revision} & \textbf{Date} & \textbf{By} & \textbf{Description} \\
        \hline
        \hline
        0        & November 2012 & JDC   & First draft of this specification\\
        0        & November 2012 & JDC   & First draft of this specification\\
        \hline
        \hline
        1.0 & November 2012     & JDC   & Added sections ``Acknowledgement'' and ``Performance and resource usage'' as well as different fonts for \textit{variables} and \verb|signal_names|\\
        1.0 & November 2012     & JDC   & Added sections ``Acknowledgement'' and ``Performance and resource usage'' as well as different fonts for \textit{variables} and \verb|signal_names|\\
        \hline
        \hline
        1.1 & November 2012     & GO    & Added this ``Document Revision History''. Made several small changes in layout and formulation.\\
        1.1 & November 2012     & GO    & Added this ``Document Revision History''. Made several small changes in layout and formulation.\\
        \hline
        \hline
        1.2 & March 2013        & JDC   & Added information about the new possible RAM structures\\
        1.2 & March 2013        & JDC   & Added information about the new possible RAM structures\\
        \hline
        \hline
        1.3 & March 2013        & GO    & Revision of newly added RAM structures\\
        1.3 & March 2013        & GO    & Revision of newly added RAM structures\\
        \hline
        \hline
        1.4     & April 2013    & JDC   & Revision of newly added AXI4-Lite interface\\
        1.4     & April 2013    & JDC   & Revision of newly added AXI4-Lite interface\\
        \hline
        \hline
 
                & July 2013     & JDC   & Minor update of AXI4-Lite interface interrupt structure\\
 
        \hline
\end{tabular}%
\end{tabular}%
 
 
\section*{Author info}
\section*{Author info}
 
 
\begin{itemize}
\begin{itemize}
\item[GO:] Geoffrey Ottoy\\DraMCo research group\\\url{geoffrey.ottoy@kahosl.be}
\item[GO:] Geoffrey Ottoy\\DraMCo research group\\\url{geoffrey.ottoy@kahosl.be}
\item[JDC:] Jonas De Craene\\KAHO Sint-Lieven\\\url{JonasDC@opencores.org}
\item[JDC:] Jonas De Craene\\KAHO Sint-Lieven\\\url{JonasDC@opencores.org}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.