Line 1... |
Line 1... |
------------------------------------------------------------------------------------
|
----------------------------------------------------------------------
|
--
|
---- d_flip_flop ----
|
-- Geoffrey Ottoy - DraMCo research group
|
---- ----
|
--
|
---- This file is part of the ----
|
-- Module Name: d_flip_flop.vhd / entity d_flip_flop
|
---- Modular Simultaneous Exponentiation Core project ----
|
--
|
---- http://www.opencores.org/cores/mod_sim_exp/ ----
|
-- Last Modified: 24/11/2011
|
---- ----
|
--
|
---- Description ----
|
-- Description: 1 bit D flip-flop
|
---- 1 bit D flip-flop currently still uses primitives ----
|
--
|
---- ----
|
--
|
---- Dependencies: none ----
|
-- Dependencies: LDCE
|
---- ----
|
--
|
---- Authors: ----
|
-- Revision:
|
---- - Geoffrey Ottoy, DraMCo research group ----
|
-- Revision 1.00 - Architecture
|
---- - Jonas De Craene, JonasDC@opencores.org ----
|
-- Revision 0.01 - File Created
|
---- ----
|
--
|
----------------------------------------------------------------------
|
--
|
---- ----
|
------------------------------------------------------------------------------------
|
---- Copyright (C) 2011 DraMCo research group and OPENCORES.ORG ----
|
--
|
---- ----
|
-- NOTICE:
|
---- This source file may be used and distributed without ----
|
--
|
---- restriction provided that this copyright statement is not ----
|
-- Copyright DraMCo research group. 2011. This code may be contain portions patented
|
---- removed from the file and that any derivative work contains ----
|
-- by other third parties!
|
---- the original copyright notice and the associated disclaimer. ----
|
--
|
---- ----
|
------------------------------------------------------------------------------------
|
---- This source file is free software; you can redistribute it ----
|
library IEEE;
|
---- and/or modify it under the terms of the GNU Lesser General ----
|
use IEEE.STD_LOGIC_1164.ALL;
|
---- Public License as published by the Free Software Foundation; ----
|
use IEEE.STD_LOGIC_ARITH.ALL;
|
---- either version 2.1 of the License, or (at your option) any ----
|
use IEEE.STD_LOGIC_UNSIGNED.ALL;
|
---- later version. ----
|
|
---- ----
|
---- Uncomment the following library declaration if instantiating
|
---- This source is distributed in the hope that it will be ----
|
---- any Xilinx primitives in this code.
|
---- useful, but WITHOUT ANY WARRANTY; without even the implied ----
|
library UNISIM;
|
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ----
|
use UNISIM.VComponents.all;
|
---- PURPOSE. See the GNU Lesser General Public License for more ----
|
|
---- details. ----
|
|
---- ----
|
|
---- You should have received a copy of the GNU Lesser General ----
|
|
---- Public License along with this source; if not, download it ----
|
|
---- from http://www.opencores.org/lgpl.shtml ----
|
|
---- ----
|
|
----------------------------------------------------------------------
|
|
|
|
library ieee;
|
|
use ieee.std_logic_1164.all;
|
|
use ieee.std_logic_arith.all;
|
|
use ieee.std_logic_unsigned.all;
|
|
-- Xilinx primitives used
|
|
library unisim;
|
|
use unisim.vcomponents.all;
|
|
|
|
|
entity d_flip_flop is
|
entity d_flip_flop is
|
port(core_clk : in STD_LOGIC;
|
port(
|
reset : in STD_LOGIC;
|
core_clk : in std_logic;
|
din : in STD_LOGIC;
|
reset : in std_logic;
|
dout : out STD_LOGIC
|
din : in std_logic;
|
|
dout : out std_logic
|
);
|
);
|
end d_flip_flop;
|
end d_flip_flop;
|
|
|
|
|
architecture Structural of d_flip_flop is
|
architecture Structural of d_flip_flop is
|
signal dout_i : std_logic;
|
signal dout_i : std_logic;
|
begin
|
begin
|
|
|
dout <= dout_i;
|
dout <= dout_i;
|
Line 58... |
Line 76... |
C => core_clk, -- Gate input
|
C => core_clk, -- Gate input
|
CE => '1' -- Gate enable input
|
CE => '1' -- Gate enable input
|
);
|
);
|
|
|
end Structural;
|
end Structural;
|
No newline at end of file
|
No newline at end of file
|
|
|
No newline at end of file
|
No newline at end of file
|