----------------------------------------------------------------------
|
----------------------------------------------------------------------
|
---- dpramblock_asym ----
|
---- dpramblock_asym ----
|
---- ----
|
---- ----
|
---- This file is part of the ----
|
---- This file is part of the ----
|
---- Modular Simultaneous Exponentiation Core project ----
|
---- Modular Simultaneous Exponentiation Core project ----
|
---- http://www.opencores.org/cores/mod_sim_exp/ ----
|
---- http://www.opencores.org/cores/mod_sim_exp/ ----
|
---- ----
|
---- ----
|
---- Description ----
|
---- Description ----
|
---- structural description of an asymmetric dual port ram ----
|
---- structural description of an asymmetric dual port ram ----
|
---- with one 32-bit write port and one (width)-bit read ----
|
---- with one 32-bit write port and one (width)-bit read ----
|
---- port. ----
|
---- port. ----
|
---- ----
|
---- ----
|
---- Dependencies: dpram_asym ----
|
---- Dependencies: dpram_asym ----
|
---- ----
|
---- ----
|
---- Authors: ----
|
---- Authors: ----
|
---- - Geoffrey Ottoy, DraMCo research group ----
|
---- - Geoffrey Ottoy, DraMCo research group ----
|
---- - Jonas De Craene, JonasDC@opencores.org ----
|
---- - Jonas De Craene, JonasDC@opencores.org ----
|
---- ----
|
---- ----
|
----------------------------------------------------------------------
|
----------------------------------------------------------------------
|
---- ----
|
---- ----
|
---- Copyright (C) 2011 DraMCo research group and OPENCORES.ORG ----
|
---- Copyright (C) 2011 DraMCo research group and OPENCORES.ORG ----
|
---- ----
|
---- ----
|
---- This source file may be used and distributed without ----
|
---- This source file may be used and distributed without ----
|
---- restriction provided that this copyright statement is not ----
|
---- restriction provided that this copyright statement is not ----
|
---- removed from the file and that any derivative work contains ----
|
---- removed from the file and that any derivative work contains ----
|
---- the original copyright notice and the associated disclaimer. ----
|
---- the original copyright notice and the associated disclaimer. ----
|
---- ----
|
---- ----
|
---- This source file is free software; you can redistribute it ----
|
---- This source file is free software; you can redistribute it ----
|
---- and/or modify it under the terms of the GNU Lesser General ----
|
---- and/or modify it under the terms of the GNU Lesser General ----
|
---- Public License as published by the Free Software Foundation; ----
|
---- Public License as published by the Free Software Foundation; ----
|
---- either version 2.1 of the License, or (at your option) any ----
|
---- either version 2.1 of the License, or (at your option) any ----
|
---- later version. ----
|
---- later version. ----
|
---- ----
|
---- ----
|
---- This source is distributed in the hope that it will be ----
|
---- This source is distributed in the hope that it will be ----
|
---- useful, but WITHOUT ANY WARRANTY; without even the implied ----
|
---- useful, but WITHOUT ANY WARRANTY; without even the implied ----
|
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ----
|
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ----
|
---- PURPOSE. See the GNU Lesser General Public License for more ----
|
---- PURPOSE. See the GNU Lesser General Public License for more ----
|
---- details. ----
|
---- details. ----
|
---- ----
|
---- ----
|
---- You should have received a copy of the GNU Lesser General ----
|
---- You should have received a copy of the GNU Lesser General ----
|
---- Public License along with this source; if not, download it ----
|
---- Public License along with this source; if not, download it ----
|
---- from http://www.opencores.org/lgpl.shtml ----
|
---- from http://www.opencores.org/lgpl.shtml ----
|
---- ----
|
---- ----
|
----------------------------------------------------------------------
|
----------------------------------------------------------------------
|
|
|
library ieee;
|
library ieee;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_unsigned.all;
|
use ieee.std_logic_unsigned.all;
|
use ieee.std_logic_arith.all;
|
use ieee.std_logic_arith.all;
|
|
|
library mod_sim_exp;
|
library mod_sim_exp;
|
use mod_sim_exp.std_functions.all;
|
use mod_sim_exp.std_functions.all;
|
use mod_sim_exp.mod_sim_exp_pkg.all;
|
use mod_sim_exp.mod_sim_exp_pkg.all;
|
|
|
-- altera infers ramblocks from a depth of 9 (or 2 with any ram size recognition option on)
|
-- altera infers ramblocks from a depth of 9 (or 2 with any ram size recognition option on)
|
-- and width 64,128,256,512,1024
|
-- and width 64,128,256,512,1024
|
-- xilinx infers ramblocks from a depth of 2 and width 32,64,128,256,512,1024
|
-- xilinx infers ramblocks from a depth of 2 and width 32,64,128,256,512,1024
|
entity dpramblock_asym is
|
entity dpramblock_asym is
|
generic (
|
generic (
|
width : integer := 256; -- read width
|
width : integer := 256; -- read width
|
depth : integer := 2; -- nr of (width)-bit words
|
depth : integer := 2; -- nr of (width)-bit words
|
device : string := "xilinx"
|
device : string := "xilinx"
|
);
|
);
|
port (
|
port (
|
clk : in std_logic;
|
-- write port A
|
-- write port
|
clkA : in std_logic;
|
waddr : in std_logic_vector(log2((width*depth)/32)-1 downto 0);
|
waddrA : in std_logic_vector(log2((width*depth)/32)-1 downto 0);
|
we : in std_logic;
|
weA : in std_logic;
|
din : in std_logic_vector(31 downto 0);
|
dinA : in std_logic_vector(31 downto 0);
|
-- read port
|
-- read port B
|
raddr : in std_logic_vector(log2(depth)-1 downto 0);
|
clkB : in std_logic;
|
dout : out std_logic_vector(width-1 downto 0)
|
raddrB : in std_logic_vector(log2(depth)-1 downto 0);
|
|
doutB : out std_logic_vector(width-1 downto 0)
|
);
|
);
|
end dpramblock_asym;
|
end dpramblock_asym;
|
|
|
architecture structural of dpramblock_asym is
|
architecture structural of dpramblock_asym is
|
-- constants
|
-- constants
|
constant nrRAMs : integer := width/32;
|
constant nrRAMs : integer := width/32;
|
constant RAMwrwidth : integer := 32/nrRAMs;
|
constant RAMwrwidth : integer := 32/nrRAMs;
|
|
|
-- interconnection signals
|
-- interconnection signals
|
type word_array is array (nrRAMs-1 downto 0) of std_logic_vector(31 downto 0);
|
type word_array is array (nrRAMs-1 downto 0) of std_logic_vector(31 downto 0);
|
signal dout_RAM : word_array;
|
signal dout_RAM : word_array;
|
begin
|
begin
|
-- generate (width/32) blocks of 32-bit ram with a given depth
|
-- generate (width/32) blocks of 32-bit ram with a given depth
|
-- these rams outputs are concatenated to a width-bit signal
|
-- these rams outputs are concatenated to a width-bit signal
|
ramblocks : for i in 0 to nrRAMs-1 generate
|
ramblocks : for i in 0 to nrRAMs-1 generate
|
ramblock: dpram_asym
|
ramblock: dpram_asym
|
generic map(
|
generic map(
|
rddepth => depth,
|
rddepth => depth,
|
wrwidth => RAMwrwidth,
|
wrwidth => RAMwrwidth,
|
device => device
|
device => device
|
)
|
)
|
port map(
|
port map(
|
clk => clk,
|
|
-- write port
|
-- write port
|
waddr => waddr,
|
clkA => clkA,
|
we => we,
|
waddrA => waddrA,
|
din => din((i+1)*RAMwrwidth-1 downto RAMwrwidth*i),
|
weA => weA,
|
|
dinA => dinA((i+1)*RAMwrwidth-1 downto RAMwrwidth*i),
|
-- read port
|
-- read port
|
raddr => raddr,
|
clkB => clkB,
|
dout => dout_RAM(i)
|
raddrB => raddrB,
|
|
doutB => dout_RAM(i)
|
);
|
);
|
|
|
map_output : for j in 0 to nrRAMs-1 generate
|
map_output : for j in 0 to nrRAMs-1 generate
|
dout(j*32+(i+1)*RAMwrwidth-1 downto j*32+i*RAMwrwidth)
|
doutB(j*32+(i+1)*RAMwrwidth-1 downto j*32+i*RAMwrwidth)
|
<= dout_RAM(i)((j+1)*RAMwrwidth-1 downto j*RAMwrwidth);
|
<= dout_RAM(i)((j+1)*RAMwrwidth-1 downto j*RAMwrwidth);
|
end generate;
|
end generate;
|
end generate;
|
end generate;
|
end structural;
|
end structural;
|
|
|
