OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [sim/] [Makefile] - Diff between revs 94 and 96

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 94 Rev 96
Line 16... Line 16...
                 $(HDL_DIR)ram/dpramblock_asym.vhd \
                 $(HDL_DIR)ram/dpramblock_asym.vhd \
                 $(HDL_DIR)core/modulus_ram_asym.vhd \
                 $(HDL_DIR)core/modulus_ram_asym.vhd \
                 $(HDL_DIR)ram/tdpram_asym.vhd \
                 $(HDL_DIR)ram/tdpram_asym.vhd \
                 $(HDL_DIR)ram/tdpramblock_asym.vhd \
                 $(HDL_DIR)ram/tdpramblock_asym.vhd \
                 $(HDL_DIR)core/operand_ram_asym.vhd \
                 $(HDL_DIR)core/operand_ram_asym.vhd \
                 $(HDL_DIR)core/fifo_generic.vhd \
 
                 $(HDL_DIR)core/modulus_ram_gen.vhd \
                 $(HDL_DIR)core/modulus_ram_gen.vhd \
                 $(HDL_DIR)core/operand_ram_gen.vhd \
                 $(HDL_DIR)core/operand_ram_gen.vhd \
                 $(HDL_DIR)core/adder_block.vhd \
                 $(HDL_DIR)core/adder_block.vhd \
                 $(HDL_DIR)core/autorun_cntrl.vhd \
                 $(HDL_DIR)core/autorun_cntrl.vhd \
                 $(HDL_DIR)core/cell_1b_adder.vhd \
                 $(HDL_DIR)core/cell_1b_adder.vhd \
Line 82... Line 81...
 
 
mod_sim_exp_com: mod_sim_exp_lib
mod_sim_exp_com: mod_sim_exp_lib
        #echo --
        #echo --
        #echo building Modular Exponentiation Core
        #echo building Modular Exponentiation Core
        #echo --
        #echo --
        vlog $(VLOGOPS) -work mod_sim_exp $(VER_SRC)
        vlog $(VLOGOPS) -work work $(VER_SRC)
        vcom $(VCOMOPS) -work mod_sim_exp $(CORE_SRC)
        vcom $(VCOMOPS) -work mod_sim_exp $(CORE_SRC)
        #echo Done!
        #echo Done!
 
 
mod_sim_exp_tb: work_lib
mod_sim_exp_tb: work_lib
        #echo --
        #echo --
Line 98... Line 97...
        #echo --
        #echo --
        #echo building Modular Exponentiation Core Interface
        #echo building Modular Exponentiation Core Interface
        #echo --
        #echo --
        vcom $(VCOMOPS) -work work $(IF_SRC)
        vcom $(VCOMOPS) -work work $(IF_SRC)
 
 
mod_sim_exp: mod_sim_exp_com mod_sim_exp_tb
mod_sim_exp: mod_sim_exp_com msec_if mod_sim_exp_tb
        vsim -c -do mod_sim_exp.do -lib work mod_sim_exp_core_tb
        vsim -c -do mod_sim_exp.do -lib work mod_sim_exp_core_tb
 
 
mod_sim_exp_axi: mod_sim_exp_com msec_if mod_sim_exp_tb
mod_sim_exp_axi: mod_sim_exp_com msec_if mod_sim_exp_tb
        vsim -c -do mod_sim_exp.do -lib work msec_axi_tb
        vsim -c -do mod_sim_exp.do -lib work msec_axi_tb
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.