OpenCores
URL https://opencores.org/ocsvn/mpmc8/mpmc8/trunk

Subversion Repositories mpmc8

[/] [mpmc8/] [trunk/] [rtl/] [mpmc10/] [mpmc10_pkg.sv] - Diff between revs 9 and 11

Show entire file | Details | Blame | View Log

Rev 9 Rev 11
Line 1... Line 1...
// ============================================================================
// ============================================================================
//        __
//        __
//   \\__/ o\    (C) 2022  Robert Finch, Waterloo
//   \\__/ o\    (C) 2022-2023  Robert Finch, Waterloo
//    \  __ /    All rights reserved.
//    \  __ /    All rights reserved.
//     \/_//     robfinch@finitron.ca
//     \/_//     robfinch@finitron.ca
//       ||
//       ||
//
//
// BSD 3-Clause License
// BSD 3-Clause License
Line 38... Line 38...
parameter CACHE_ASSOC = 4;
parameter CACHE_ASSOC = 4;
 
 
parameter RMW = 0;
parameter RMW = 0;
parameter NAR = 2;
parameter NAR = 2;
parameter AMSB = 28;
parameter AMSB = 28;
parameter TRUE = 1'b1;
 
parameter FALSE = 1'b0;
 
parameter CMD_READ = 3'b001;
parameter CMD_READ = 3'b001;
parameter CMD_WRITE = 3'b000;
parameter CMD_WRITE = 3'b000;
 
 
// State machine states
// State machine states
typedef enum logic [3:0] {
typedef enum logic [4:0] {
        IDLE = 4'd0,
        IDLE = 5'd0,
        PRESET1 = 4'd1,
        PRESET1 = 5'd1,
        PRESET2 = 4'd2,
        PRESET2 = 5'd2,
        WRITE_DATA0 = 4'd3,
        WRITE_DATA0 = 5'd3,
        WRITE_DATA1 = 4'd4,
        WRITE_DATA1 = 5'd4,
        WRITE_DATA2 = 4'd5,
        WRITE_DATA2 = 5'd5,
        WRITE_DATA3 = 4'd6,
        WRITE_DATA3 = 5'd6,
        READ_DATA = 4'd7,
        READ_DATA = 5'd7,
        READ_DATA0 = 4'd8,
        READ_DATA0 = 5'd8,
        READ_DATA1 = 4'd9,
        READ_DATA1 = 5'd9,
        READ_DATA2 = 4'd10,
        READ_DATA2 = 5'd10,
        WAIT_NACK = 4'd11,
        WAIT_NACK = 5'd11,
        WRITE_TRAMP = 4'd12,    // write trampoline
        WRITE_TRAMP = 5'd12,    // write trampoline
        WRITE_TRAMP1 = 4'd13,
        WRITE_TRAMP1 = 5'd13,
        PRESET3 = 4'd14
        PRESET3 = 5'd14,
 
        ALU = 5'd15,
 
        ALU1 = 5'd16,
 
        ALU2 = 5'd17,
 
        ALU3 = 5'd18,
 
        ALU4 = 5'd19,
 
        CAS = 5'd20
} mpmc10_state_t;
} mpmc10_state_t;
 
 
typedef struct packed
typedef struct packed
{
{
        logic [31:4] tag;
        logic [31:4] tag;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.