URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
[/] [neorv32/] [trunk/] [docs/] [attrs.adoc] - Diff between revs 64 and 65
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 64 |
Rev 65 |
| Line 1... |
Line 1... |
:author: Dipl.-Ing. Stephan Nolting
|
:author: Dipl.-Ing. Stephan Nolting
|
:email: stnolting@gmail.com
|
:email: stnolting@gmail.com
|
|
:keywords: neorv32, risc-v, riscv, fpga, soft-core, vhdl, microcontroller, cpu, soc, processor, gcc, openocd, gdb
|
:description: A size-optimized, customizable and open-source full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
|
:description: A size-optimized, customizable and open-source full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
|
:revnumber: v1.6.1
|
:revnumber: v1.6.2
|
:doctype: book
|
:doctype: book
|
:sectnums:
|
:sectnums:
|
:stem:
|
:stem:
|
:reproducible:
|
:reproducible:
|
:listing-caption: Listing
|
:listing-caption: Listing
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
