OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [rtl/] [core/] [neorv32_cpu.vhd] - Diff between revs 12 and 13

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 12 Rev 13
Line 1... Line 1...
-- #################################################################################################
-- #################################################################################################
-- # << NEORV32 - CPU Top Entity >>                                                                #
-- # << NEORV32 - CPU Top Entity >>                                                                #
-- # ********************************************************************************************* #
-- # ********************************************************************************************* #
-- # Top NEORV32 CPU:                                                                              #
-- # Top NEORV32 CPU:                                                                              #
-- # * neorv32_cpu_alu: Arithemtic/logic unit                                                      #
-- # * neorv32_cpu.vhd                  : CPU top entity                                           #
-- # * neorv32_cpu_ctrl: CPU control and CSR system                                                #
-- #   * neorv32_cpu_alu.vhd            : Arithmetic/logic unit                                    #
-- #   * neorv32_cpu_decompressor: Compressed instructions decoder                                 #
-- #   * neorv32_cpu_bus.vhd            : Instruction and data bus interface unit                  #
-- # * neorv32_cpu_bus: Instruction and data bus interface unit                                    #
-- #   * neorv32_cpu_cp_muldiv.vhd      : MULDIV co-processor                                      #
-- # * neorv32_cpu_cp_muldiv: MULDIV co-processor                                                  #
-- #   * neorv32_cpu_ctrl.vhd           : CPU control and CSR system                               #
-- # * neorv32_cpu_regfile: Data register file                                                     #
-- #     * neorv32_cpu_decompressor.vhd : Compressed instructions decoder                          #
 
-- #   * neorv32_cpu_regfile.vhd        : Data register file                                       #
-- # ********************************************************************************************* #
-- # ********************************************************************************************* #
-- # BSD 3-Clause License                                                                          #
-- # BSD 3-Clause License                                                                          #
-- #                                                                                               #
-- #                                                                                               #
-- # Copyright (c) 2020, Stephan Nolting. All rights reserved.                                     #
-- # Copyright (c) 2020, Stephan Nolting. All rights reserved.                                     #
-- #                                                                                               #
-- #                                                                                               #
Line 194... Line 195...
    ctrl_i => ctrl,               -- main control bus
    ctrl_i => ctrl,               -- main control bus
    -- data input --
    -- data input --
    mem_i  => rdata,              -- memory read data
    mem_i  => rdata,              -- memory read data
    alu_i  => alu_res,            -- ALU result
    alu_i  => alu_res,            -- ALU result
    csr_i  => csr_rdata,          -- CSR read data
    csr_i  => csr_rdata,          -- CSR read data
    pc_i   => next_pc,            -- next pc
    pc_i   => next_pc,            -- next pc (for linking)
    -- data output --
    -- data output --
    rs1_o  => rs1,                -- operand 1
    rs1_o  => rs1,                -- operand 1
    rs2_o  => rs2                 -- operand 2
    rs2_o  => rs2                 -- operand 2
  );
  );
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.